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E m u la tin g a C IS C w ith G a ,A sB it-S IiG eC !om |> «)n fe iits
Currently, complex instruction set computers (CISCs), are used in a wide 
variety of applications ranging from desktop computers to aircraft guidance sys­
tems. The amount of software available for these CISCs is rather large, and 
exists in both high-level language and assembly language forms. However, some 
system designers may need CISCs that are more environmentally tolerant 
and/or faster than current silicon processors, and may be looking towards GaAs 
as a possible solution. Aerospace engineers and defense engineers are among 
this elite group. Some areas where the advantages of GaAs are needed over 
current Si technology include stabilization and control, telemetry, a n d  command, 
antenna control, and failure detection.^
In this work, an attem pt is made to draw some general conclusions on how 
GaAs bit-slice components can be used in a microprogrammed machine to 
achieve a speed increase over silicon. In particular, the MC68020 has been emu­
lated using state-of-the-art 2900 series bit-slice components from Vitesse Sem­
iconductor Corporation. However, before presenting the solution, we will first 
define the problem.
It is already well known that GaAs has several advantages over silicon. 
Besides being faster than ECL, the fastest Si technology, GaAs is more environ­
mentally sound. GaAs can operate in radiation levels above 100 million rads, 
and its operating temperature range* extends from about -2000 C to about 
200 0 C. Also, GaAs can interface directly with optical fibers, making it ideal
* Some of the parts used in this research operate in the same temperature range as Si.
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for high-speed communications.
Unfortunately, GaAs also has several drawbacks compared to Si. Besides 
being much more expensive, it has a higher density of dislocations, resulting in 
smaller VLSI area, smaller transistor count, and above all, a worse yield. Also, 
GaAs is more costly due to the scarcity of gallium and the fact that GaAs is a 
compound. Further disadvantages of GaAs include a lower noise margin, brit- 
tleness, and a limited availability of appropriate high-speed testing equipment. 
Despite the apparent inadequacies of GaAs, it is still used to improve system 
performance in selected applications.
Because of the above mentioned limitations, it is not possible to implement 
an entire CISC (like the MC68020) on a single GaAs chip. Only multiple chip 
implementations are feasible. There are three basic approaches to the design of 
a GaAs based CISC:
I.) Divide the processor into bit slices, and fabricate each slice as a chip
; 2.) Functionally divide the processor and fabricate each function as a 
separate chip
3.) E m ulate theprocessorusingaR lSC typearch itecture
The RISC-oriented approach was investigated by Kevin McNeley and 
Veljko Milutinovic at Purdue University.^ This approach works best for pro­
grams written in high level languages, but was not as efficient as initially antici-
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pated for machine language CISC code.
Our research centers on a combination of the bit-slice and functional 
approaches. Such an approach can emulate the machine language of the CISC 
without the need for an optimizing compiler or translator which is needed for 
the RISC approach.
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As stated before, our task was to emulate the MC68020 using GaAs bit- 
slice parts. First, a brief overview of the target machine (MC68020) is given, 
including the features which were not emulated in our design.** Then, a very 
detailed description of the host machine is presented, including a timing 
analysis of the critical path. The core results are given in tables which compare 
the number of cycles needed to execute target level instructions on the 
MC68020 and on the GaAs host (through emulation). Finally, suggested 
improvements and alternate design philosophies are discussed.
T h e T a rg e t M achine:
This section describes briefly the key features of the MC68020. These 
features include:
• Eight 32-bit general purpose data registers
• Eight 32-bit general purpose address registers
• 32-bit program counter
• 18 addressing modes
• Operations on seven data types
The MC68020 is organized into basic units which operate in a highly indepen­
dent fashion, maximizing efficiency and performance.^ A block diagram of the 
MC68020 is shown in Figure I.
The bus controller loads instructions from the data bus into the decode 
unit and the instruction cache. The sequencer and control unit provide overall 
chip control, including the internal busses, registers, and functions of the execu­
t e  concentrated only on features that were relevent for the efficiency analysis.
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tion unit. Synchronization of all units is also controlled by the sequencer and 
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control unit.
The execution unit carries out all logical and arithmetic operations 
involved in the instruction execution. This is also accomplished by means of 
Special hardware, such as a barrel-shifter that allows shifts to be performed in a
g
fixed time, independent of the number of bits to be shifted. Since the basic 
blocks operate independently, operations can occur simultaneously, allowing 
some instructions to execute in "zero time". For example, while the execution 
unit is finishing a computation, the sequencer can be decoding the next instruc­
tion.
The basic data types supported by the MC68020 are byte, word, long-word, 
and quad-word integers, packed and unpacked BCD numbers, bits, and bit 
fields of I to 32 bits. The registers which are available to the user are shown in 
Figure 2.
Registers D0-D7 are used as data registers for all the basic data types. 
Registers AO-A6 can be used in some word and long word data computations, 
but are used primarily to hold pointers to memory such as operand addresses. 
Register A7 is the user stack pointer, which is used implicitly in all instructions 
involving user stack operations. All of the data and address registers can be 
used as index registers in addressing modes which require an index.
The condition code register is 16 bits, but only the lower byte is available 
to the user. The condition codes are handled automatically by the CPU during 
logical and arithmetic operations, and each can be tested by the user. The con­
dition code bits are: extend (X), negative (N), zero (Z), overflow (V), and carry 
(C). The extend flag is used in extended precision arithmetic.
Each instruction of the MC68020 is one word long and may be followed by 
up to ten extension words. The extension words may be used to specify
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displacements and registers to be used in generating the effective address of an 
operand.
The MC68020 supports a wide variety of addressing modes. These modes 
were created to help high level language compilers access arrays, records, and 
linked list data structures. The simplest modes are the data and address 
register direct modes. These specify operands which are stored directly in the 
registers. Similarly, immediate data is found in the extension word(s) of the 
instruction.
There are four address register indirect modes which use an address regis­
ter as a pointer to where the operand is located in memory. Two of the modes 
automatically increment or decrement the address register so it points to the 
next operand. This is useful for vector or stack operations. Another mode adds 
the contents of the address register to a base displacement to form the address 
of the operand.
Most of the remaining addressing modes use a base displacement, index 
register, and outer displacement along with either an address register or the 
program counter to form the address of the operand in memory. Any or all of 
these elements can be suppressed to create a variety of related addressing 
modes.
The MC68020 instruction set contains over 100 instructions which are 
designed to support high level language compilers, system control, and multi­
processor synchronization. The instruction set can be divided into seven 
groups: data transfer, arithmetic operations, logical and shift operations, bit 
and bit field operations, array processing, program flow control, and CPU con­
trol/*
The data transfer instructions include several forms of move instructions as 
well as instructions to calculate the effective address of an operand and store it
6
in a register or the user stack.
The arithmetic operations are add, subtract, compare, negate, clear, sign 
extend, multiply, and divide. Also, there is a pack, unpack, negate, add, and 
subtract for BCD operations.
The logical instructions are AND, OR, XOR, and NOT. There is also a 
test function which compares an operand to zero and sets the condition codes. 
The shift and rotate instructions are arithmetic shift right and left, logical shift 
right and left, rotate right and left, and rotate right and left with the extend 
bit. The swap instruction exchanges the upper and lower word of a data regis­
ter.-
The bit and bit field instructions allow a range of bits to be set, cleared, 
tested, and complemented.
The array instructions check an operand to see if it lies between two 
bounds. If the limits are exceeded the condition codes are set and a trap 
occurs.
The program flow control instructions include jumps, subroutine calls, sub­
routine return, conditional branches, and sophisticated procedure calls that 
facilitate high level language parameter passing.
The CPU control instructions include privileged instructions, condition code 
register manipulation instructions, exception processing instructions, and mul­
tiprocessor support instructions.^ The multiprocessor support instructions are 
indivisible instructions, such as test and set, th a t are performed on shared vari­
ables in a multiprocessor system.
As indicated and explained before, some features have not been emulated 
in this design. These features include: supervisor modes, coprocessor support, 
cache memory, bus arbitration, bus exception, and interrupts. Also, the three
7
Cycle asynchronous memory access of the MC68020 was replaced by a simpler 
single cycle memory access. This assumption was made since GaAs haemories 
have access times seven times faster than the minimum cycle time of the host, 
as will be shown later.
T h feH b stM a ch in e :
The host machine was designed using GaAs parts from Vitesse Semiconduc­
tor Gorporation and Gigabit Logic Corporation. In order to understand the 
descriptions to fellow, the reader should be acquainted with the associated data 
sheets from these Vendors. The bit-slice parts are made by Vitesse and include 
the VS29G01 4-bit microprocessor slice and the VS29G10A microcontroller. The 
registers, multiplex'ehs, buffers, and basic logic gates are made by Gigabit. Any 
custom parts that were needed could be constructed using Gigabit’s standard 
cell library, and the foundry facilities supplied by both Gigabit and Vitesse. 
Before describing the host machine, it is worth describing the bit-slice parts
from Vitesse, the VS29G01 and the VS29G10A.
The VS29G01 block diagram is shown in Figure 3. The circuit is a  4-bit 
microprocessor slice that is functionally equivalent to the Am2901C.7 The two 
main components are the 16 word by four bit 2-port RAM and the eight func­
tion ALU. The four bit A address and B address fields select the words that 
will be output to the A-port and B-port of the RAM. The 9-bit instruction field 
has three, 3-bit sections. The source field, shown in Table I, controls the data 
source selector which selects the two ALU source operands R and S. The possi­
ble sources are the A-port and B-port of the RAM, direct data input, logic zero, 
or the Q register. The function field, shown in Table 2, selects one of the eight 
ALU functions. The ALU also produces the carry, negative, overflow, and zero 
condition codes of the result. The destination field, shown in Table 3, controls
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how the result of the ALU function is written back into the RAM and the Q 
register. Both the RAM and the Q register have shifters tha t allow their con­
tents to be shifted one position right or left before being stored.  ̂ '
The VS29G10A microcontroller is a microinstruction address sequencer 
which controls the sequence of execution of microinstructions stored in the
O . #
microcontrol store (//CS). It is functionally equivalent to the Am2910A, with
. 7the exception of the Output Enable (OE) input which is active high. The 
block diagram is shown in Figure 4. A four-input multiplexer is used to select 
either the register/counter, the direct input, the microprogram counter (//PC), 
or the stack as the source of the next microinstruction address. The 
register/counter is a 12-bit latch which can be used to control microprogram 
loops. The direct data input is used for subroutine calls and branching. The 
//PC is a 12-bit register tha t can be used in one of two ways. When the carry- 
in to the incrementer is high, the //PC is incremented. When the carry-in is 
low, the //PC is unchanged and is passed to the multiplexer. The stack is 9 
words deep by 12-bits wide and is used for subroutine and loop support. A built 
in stack pointer always points to the last word pushed on the stack, allowing 
looping to be performed without a pop.
Now that the ALU slice and microsequencer have been described, the host 
machine can be discussed. The host machine can be broken up into three basic 
sections: the control unit, the ALU section, and miscellaneous support circuitry.
G q n tro l U n it:
The control unit is shown in Figure 5. The control unit controls all actions 
of the machine by reading and decoding a target level instruction, and then 
generating the proper sequence of control lines for the host machine. Instruc­
tions are read from memory and put in the prefetch instruction register (PIR).
The PlR is a 16-bit register which holds the next target level instruction to be 
executed. The PIR is used to overlap the instruction fetch of the next instruc­
tion with the execution of the current instruction. When the next target 
instruction is ready to execute, the 16-bit IR is loaded with the data in the PIR. 
Any extension words that are required by the instruction are held in the exten­
sion word register (EWR). The effective address register (EAR) is loaded with a 
6-bit effective address contained in one of two fields of the IR.
The instruction register PROM (IR PROM) uses the PIR to generate start­
ing addresses of the microprograms corresponding to each target level instruc­
tion. The pPC is loaded with the starting address, and the microsequencer then 
executes the microprogram in the //CS pointed to by the //PC. The //CS 
sequentially outputs the microinstructions for each target level instruction, and 
the microinstructions are stored in the pipeline register.
When the microsequencer performs a jump or a subroutine call, the next 
address can come from one of three sources, which are enabled by a 2:4 
decoder. If the microsequencer is jumping to a new microprogram, then the 
spurce is the IR PROM. If the raicrosequencer is calling an effective address 
subroutine, then the starting address comes from the effective address PROM 
(EA PROM). Finally, if the microsequencer branches during a microprogram, 
the next address comes from the pipeline.
The microsequencer has several conditional instructions. The condition 
code (CC) multiplexer selects a bit in the host machine which is to be tested. 
This condition code bit is used to determine the outcome of the conditional 
microsequencer instruction. The sources to the multiplexer (to be explained 
later) are: EWR, instruction register (IR), lower internal data bus (LIDB), Bcc 
circuit, and the host status register. A logical one and logical zero may be used 
to force the condition into a known state. Also, an XOR gate allows the condi­
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tion from the CC MUX to be tested as active high or active low.
The OP SIZE register is used to indicate the size of the target level opera­
tion to be performed. It can be used to pass information to microsubroutines, 
such as the effective address subroutines. For example, the address register 
indirect predecrement addressing mode subroutine uses the information in the 
OP SIZE register to determine whether it needs to decrement the address regis­
ter by I, 2, or 4 . It can be loaded from one of four sources: the pipeline, IR 
bits 7-6, IR bits 10-9, or IR bits 13-12.
A L U  sectio n :
The ALU section is shown in Figure 6. There are two internal data busses 
of the ALU section, the upper internal data bus (UIDB) and the lower internal 
data bus (LIDB). The two bus architecture separates the outputs,and inputs of 
the two ALUs so the critical timing path does not go through both ALUs. This 
reduces the cycle time of the host by a factor of about two. Also, some paral­
lelism is achieved, as one ALU can use the UIDB while the other uses the LIDB. 
As an example, the address ALU can load the MAR while the data ALU 
receives data from the DBI.
The address ALU, shown in Figure 7, consists of eight VS29G01 4-bit 
microprocessor slices and a carry look-ahead unit. The registers in the address 
ALU hold the target level address registers AO to A7 and the PC. The carry-in 
is a function of the address ALU instruction bits. Whenever the address ALU 
instruction is an add, the carry is cleared. When the instruction is a subtract 
operation, the carry is set so all subtract operations are 2 ’s complement arith­
metic. The latched negative (N) flag from the host level status register is 
inverted and connected to the least significant bit of the Q shifter. This sets 
the bits of the Q register during a target level divide operation. The most
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significant bit of the address ALU Q shifter is connected to the least significant 
bit of the data ALU Q shifter to allow 64-bit shifting operations.
The data ALU, shown in Figure 8, is very similar to the address ALU. 
Two of the main differences are the data ALU masking circuit and the condi­
tion code (CC) size multiplexer. The masking circuit is used to disable the most 
significant ALU slices during certain byte and word operations. This is done by 
passing a no-operation instruction (NOP) to the disabled ALUs. In a similar 
way, the CC size multiplexer selects the proper condition codes to be passed 
onto the target and host status registers. As an example, during a target add 
operation, where the destination is a word sized data register, the upper four 
ALU slices will be disabled so only the lower word of the destination data regis­
ter is modified. Also, the CC size multiplexer will select the condition codes 
generated by the lower four ALU slices. The carry-in to the data ALU section 
can come from either the pipeline register or from the extend flag of the target 
status register. The most significant bit of the Q shifter is connected to the 
least significant bit of the RAM shifter, to support the divide instruction:
There are two status registers. The hc ŝt status register contains the condi­
tion codes of the data ALU. These condition codes are used by the microse­
quencer to make branching decisions. The target level status register contains 
the condition codes of the target machine. The target status register multi­
plexer determines the source of the condition codes. Possible sources for the 
target condition codes are the data ALU, the address ALU, the UIDB, and the 
shifter.
Both ALUs have multiplexers that select from eight possible sources to 
determine the A-port and B-port RAM addresses. These sources come from 
different fields of the PL, IR, EWR, and the EAR. The PL fields allow the 
microprogram to select specific RAM addresses such as the PC. The IR and
EWR fields are 3-bit fields in the target level instruction and extension word 
that point to DO through D7 and AO through A7. The EAR is a latch that is 
used to point to the base data or address register for the effective address calcu­
lating microsubroutines.
The VS29G01 ALU is able to efficiently emulate many of the instructions 
used by the MC68020. However, a few instructions required some extra func­
tional accelerators to improve the efficiency of emulation. These are the feed­
back latch, shifter, and multiplier. The first two devices could be designed 
using a custom or standard cell approach. The multiplier may not be as easy to 
implement. See references 9, 10, and 12 for some work done on 16 x 16 bit, 12 x 
12 bit, and 8 x 8 bit multipliers in GaAs. In this research, two methods of mul­
tiplication were used. The first assumed that a 16 x 16 bit GaAs multiplier 
from reference 9 could be used. With a 16 x 16 bit multiplier, h 32 x 32 bit 
multiply could be calculated by summing together four 16 x 16 bit partial pro­
ducts. A block diagram of the circuit is shown in Figure 9. The second method 
of multiplication assumed that no GaAs multiplier could be found. Instead, the 
simple paper and pencil method of multiplying by shifting and adding is util­
ized, Multiplication based on the Booth algorithm was not investigated, but 
could possibly increase the speed of multiplication. See the Instruction Execu­
tion Timing section for the number of machine cycles required for each method.
The feedback latch, shown in Figure 10, is used to pass data from the 
LIDB to the UIDB. If data needs to be transferred from one ALU to another, 
the data can be moved to the feedback latch on one cycle and then transferred 
to the proper ALU on the next cycle. Besides just passing data from the LIDB 
to the UIDB, the feedback latch can perform two simple functions tha t help 
speed up some of the address mode calculations. A common element in many of 
the addressing modes is a data or address register that is used as an index
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register and added to the base address of an operand’s effective address. The 
index register can be either a long-word or a sign extended word scaled by I, 2, 
4, or 8. The size and scaling information for an index register is encoded in 
EWR bits 11-9. There are some control lines on the feedback latch that allow 
it to do both the sign extension and scaling. Sometimes the size of the sign 
extension is contained in the OP SIZE register. A multiplexer is used to enable 
either the PL, OP SIZE register, or bit 11 of the EWR to select the size of the 
sign extension. The PL can enable or disable the scaling circuit. When scaling 
is enabled, bits 10 and 9 of the EWR select the size of the scaling factor.
The shifter is used to emulate the eight shift functions of the MC68020. 
The shifter has two internal latches. One contains the data and the other con­
tains the number of positions to shift the data. Both of these internal latches 
are loaded from the LIDB by enabling the DATA LOAD and SHIFT LOAD lines 
from the PL. After the data and shift latches are loaded, the PL supplies a 3- 
bit instruction that tells the shifter which shift operation to perform. The size 
of the shift operation is determined by the value in the OP SIZE register. Since 
some of the shift operations use the MC68020’s X and C flags in the target 
status register, there is a control line that can load the X and C flags into the 
shifter. When the shift operation is done, the result can be read on the UIDB, 
and the resultant flags can be latched back into the target status register.
M iscellan eou s C ircu itry:
This section describes the circuitry which interfaces and supplements the 
sequencer and ALU sections of the host machine.
The main memory (MM) size multiplexer, shown in Figure 11, is used to 
select the source which indicates the size of the memory access to be performed.
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The possible sources are the pipeline register, the OP SIZE register, and the 
EWR ■
Two inputs to the CC multiplexer which have not yet been described are 
the Bcc circuit and the LIDB latch. The Bcc circuit, shown in Figure 12, uses 
the target level condition codes to  generate the flags which the Bcc and See ta r ­
get level instructions use. Thus, the microsequencer can automatically test 
these flags without the ALU doing any computations. The LIDB latch, shown 
in Figure 6, simply latches the data on the LIDB each cycle. This allows the 
microsequencer to test each bit on the bus. In this manner, the microsequencer 
can test every bit of every device that can output to the LI DB.
There are five specialized circuits which gate data onto the UIDB. One 
gates the sign extended lower byte of the EWR onto the bus, allowing immedi­
ate access of this data, which helps several instructions such as Bee, Similarly, 
another gates the sign extended EWR onto the bus. These two circuits are 
shown in Figures 13 and 14. Figure 15 shows a circuit which maps IR bits 11-9 
to integers and gates them onto the bus. This helps instructions such as 
ADDQ. A PROM which has common constants for use in masking registers and 
shifting also can gate data onto the bus. The last specialized circuit, shown in 
Figure 6, is the OP SIZE offset PROM. It is used to support the postincrement 
and predecrement address register indirect subroutines. It takes as input the 
OP SIZE register and outputs a I, 2, or 4, corresponding to byte, word, or long 
word.. This allows the proper value to be added to or subtracted from the 
address register.
The final elements, shown in Figure 6, are those which support main 
memory accesses. The MAR is a 32-bit register which gates addresses onto the 
address bus. It is usually loaded from the address ALU via the LIDB. The DBI 
is used to read and write data to and from main memory. A sign extension
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unit, controlled by the (MM) size multiplexer, sign extends all data read from 
main memory.
T h e M icro in stru c tio n  W ords
Each microinstruction contains 55 fields and is a  total of 123 bits wide. 
Since the memory used would probably be 128 bits wide, the remaining 5 bits 
could be used for enhancements in a future design. Appendix A contains a list 
of the fields of the microinstruction word and lists the name, number of bits, 
and truth table for each field. Since the microcode width has no impact on 
the final goals of this project, no effort has been made to minimize the width of 
the microinstruction word. However, through minimization procedures, like in 
reference 13, this could be reduced.
T h e  M icrop rogram s and  S u p p ort R ou tin es:
’ ■ ■' •: - 5 ;  ■' ' ■' .
The first, and most obvious microprogram written for the host, was an 
instruction fetch routine called O 1ETCH. The O E T C H  routine performs the 
following functions:
1. ) Fetches a 16-bit instruction from the main memory pointed to by the
PC, and loads it into the PIR
2. ) Increments the PC by 2, reads in the word following the instruction,
and stores it in the EWR
The word following the instruction may or may not be a valid extension word, 
but it was pre-fetched for free since it could be overlapped with the rest of 
ItT1ETCH. This is because we assumed that a GaAs main memory access could
ft
be completed in one cycle. If this is not the case, the prefetch of the EWR 
could not be overlapped with the rest of the instruction fetch. Once the 
instruction is fetched, a JUMP MAP instruction is executed on the VS29G10A,
16
which causes the output of the IR PROM to be gated into the /iPC. The IR 
PROM output is the starting address of the microprogram corresponding to 
each target level instruction.
When an instruction contains an effective address that is not data register 
direct or address register direct, a microsubroutine is called that will calculate 
the address of the operand in main memory. The starting address of the proper 
effective address microsubroutine is stored in the EA PROM. The inputs to the 
EA PROM are several control bits of the EWR and the 6-bit effective address 
stored in the EAR. To call a microsubroutine, a JUMP MAP is performed on 
the microsequencer and the output of the EA PROM is gated into the //PC. 
Hence, before performing a JUMP MAP, the EAR must be loaded with the 
proper effective address field from the IR. The effective address routines then 
calculate the effective address and place it in a register of the address ALU and 
also in the MAR. Thus, when an effective address routine returns to a calling 
routine, the calling routine only needs to do a main memory read to obtain the 
operand.
T im in g A n a ly s is s
In order to keep the critical path as short as possible, all inputs and out­
puts of the ALUs were latched. These latches separated the host machine into 
two sections, a microsequencer section and an ALU section. The worst case 
critical path for the microsequencer is shown in Figure 16. Table 4 shows the 
delays of each element in the path, using Si and GaAs parts. Similarly, Figure 
17 and Table 5 show the critical path and element delays of the ALU section.
The interconnect delays were estimated by laying out the chips used in the 
critical path of both sections and assuming tha t signals propagate at 200 
ps/inch. For glass epoxy microstrip, assuming a relative dielectric constant of
I?
4.8, the delay is 150 p s/in ch .^  Due to the effects of cornering, impedance 
mismatches, multiple fanouts, and daisy chaining, we assumed an upper bound 
approximation of 200 ps/inch.
The critical paths listed in Tables 4 and 5 show that the microsequencer 
critical path and the ALU critical path are closely matched. As seen in Figure 
17 and Table 5, the ALU is the only element in the ALU critical path. Thus, 
adding extra pipeline registers to this design has no effect on the cycle time. 
Since the ALU critical path is the longer of the two for GaAs, it determines the 
maximum clock frequency of the host, which is 34.66 MHz. For Si, the microse­
quencer critical path is the longer of the two, resulting in a maximum clock fre­
quency of 9.17 MHz.
The interconnect delays add up to 11.1 percent of the ALU critical path for 
GaAs. If interconnect technology improves to the point where signals can pro­
pagate a t the speed of light (the upper bound), the new maximum clock fre­
quency of the host would be 37.03 MHz, a speed up of only 6%.
\ ■ ' ’ ■ ■ "
I n s tr u c t io n E x e c u t io n T im in g :
In order to determine the efficiency of this emulation of the MC68020, the 
number of cycles needed to emulate an instruction by the bit-slice host machine 
was compared to the number of cycles needed by the MC68020. This method 
was favored over timing benchmarks since benchmarks can be somewhat 
misleading. The time to execute a single MC68020 instruction is given by the 
formula:
,, .. ,. ! #  of machine cyclesExecution time =  -------— -------—— ■
clock frequency
If the instruction mix of a specific application is known, then an estimate of the 
total execution time can be calculated by summing the execution times of all
the instructions.
Since the host machine does not have an instruction cache and does not 
overlap the execution of two consecutive instructions, the number of cycles 
needed to emulate an instruction is independent of the surrounding instructions. 
The MC68020, however, does support these features, causing it to have cycle 
times th a t are dependent on the context in which the instruction is used. The 
best case for the MC68020 assumes that the instruction is in cache and the 
maximum possible overlap is achieved. The worst case for the MC68020 
assumes tha t the instruction is not in cache, or the cache is disabled, and there 
is no instruction overlap. (For more information, see Chapter 9 of the MC68020 
32-Bit Microprocessor User’s Manual.) This makes a direct comparison difficult.
i Another point that should be kept in mind when analyzing the speed of the 
emulation is the single cycle memory access of the host, which was mentioned 
earlier. This gives the GaAs bit slice machine an advantage on instructions and 
addressing modes which require several memory accesses. If this assumption 
seems unrealistic for a specific application, a worst case approximation for the 
number of cycles needed to implement an instruction or addressing mode can be 
calculated by adding two cycles for each memory access needed.
Tables 6-13 compare the number of cycles needed to fetch operands and 
execute instructions on the MC68020 and on the emulator. All of the times 
given for the MC68020 were taken from the MC68020 32-Bit Microprocessor 
User’s Manual, and assume the following:
1. ) All operands are long-word aligned, as is the stack
2. ) 32-bit data bus
3. ) No wait state memory (3 cycle read/write)
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The times given for the emulator are based on the following assumptions:
1. ) All operands are long-word aligned, as is the stack
2. ) 32-bit data bus
3. ) No wait state memory (I cycle read/write)
As mentioned earlier, the user may wish to not use the GaAs hardware 
multiplier, due to cost or other trade-offs. In this event, Table 14 compares the 
number of cycles needed to do a multiply with and without a hardware multi­
plier^ As indicated before, the multiply instruction implemented on the host 
machine without a hardware multiplier uses a simple shift and add algorithm.
T h e S im u la tio n  Program :
In order to debug design flaws in both the hardware and microcode, a 
software simulator was written in C. It can execute one or more microinstruc­
tions or target instructions, and allows a breakpoint to be set to facilitate 
debugging. Also, a trace mode can be enabled which prints the /iPC as instruc­
tions are executed, as well as the number of microinstructions executed, so that 
the number of cycles of a microprogram can be easily obtained. Any register, 
target level main memory location, or //CS location can be viewed and modified. 
With this feature, the microprograms can be edited inside the simulator. The 
//CS and main memory are kept in separate files, and are read in at the begin­
ning of each simulation.
The program, given in Appendix B, was modularly written in six separate 
files. The first file, main.c, contains the global structure definitions and global 
variable declarations. It initializes all variables and reads in the //CS and MM 
from external files. It also contains the main body of the simulator and miscel­
laneous subroutines. The file change.c contains the subroutines that change the 
state of the host. The file menu.c contains subroutines tha t print all of the
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menus used by any other programming module. The file shifter.c contains the 
shifter subroutine. The file prom.c contains two subroutines. One subroutine 
emulates the EA PROM, and returns the starting addresses of the microroutines 
that perform effective address calculations. The other subroutine emulates the 
IR PROM, and returns the starting addresses of the microprograms which 
correspond to target level instructions. The file execute.c is the heart of the 
simulator. It simulates the execution of host and target level instructions, and 
emulates the functions of the host machine elements.
C onclusions
As we have shown, GaAs bit slice components can be used in a micropro­
grammed machine to achieve a speed increase over silicon. However, three 
important points must be made. First, this machine has not actually been 
implemented in hardware, and the software that emulated the hardware is not 
able to predict timing problems that might exist if the actual machine were con­
structed. Second, several chips in this design are not commercially available 
and would need to be constructed using standard cell design. This would be 
quite costly in terms of both time and money. Finally, the overall cost of this 
project would be tremendous even without the custom chips, and in our opinion 
would far outweigh the benefits of the modest speed increases, unless an appli­
cation requires components that are more environmentally hard than silicon 
devices.
During the design, several improvements to the machine were considered 
and suggested by colleagues, but not implemented. One improvement would be 
to design a custom ALU on GaAs which would have a slice larger than 4-bits 
and include CLA circuitry to facilitate quick additions. This would reduce the 
off-chip delays, and could possibly reduce the critical path length, thus speeding
up the machine.
Another possible improvement would be to model the MC68020 architec­
ture instead of using the customary bit-slice design approach. This might allow 
the machine to enjoy the parallelism that the MC68020 employs. As an exam­
ple, if a custom prefetch unit similar to the one in the MC68020 were used, 
several instructions could be fetched at once, allowing instructions to be over­
lapped. Thus, some instructions could be executed in an effective time of zero 
machine cycles.
While the cost of using a bit slice approach to CISC emulation is quite 
large, it does provide a means to implement a CISC using all GaAs parts, pro­
viding a system with environmental operating ranges superior to silicon.
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L ist o f  T ab les
Table Title Reference
1 ALU Source Operand Control 7
(From VS29G01 Data Sheet, Vitesse
Semiconductor Corporation, 741 Calle Plano,
Camarillo, California, 93010, January 1988,
Figure 3. ® 1988 Vitesse Semiconductor Corp.)
2 ALUFunction Control 7
(From VS29G01 Data Sheet, Vitesse
Semiconductor Corporation, 741 Calle Plano,
Camarillo, California, 93010, January 1988,
Figure 4. ® 1988 Vitesse Semiconductor Corp.)
3 ALU Destination Control 7
(From VS29G01 Data Sheet, Vitesse
Semiconductor Corporation, 741 Calle Plano,
Camarillo, California, 93010, January 1988,
Figure 5. ® 1988 Vitesse Semiconductor Corp.)
4 Microsequencer Critical Path  Timing Analysis 15
5 ALU Critical Path  Timing Analysis 15
6 Cycle Times for Fetching Effective Addresses 15
7 Cycle Times for Calculating Effective Addresses 15
8 CycleTim esforM oveInstructions 15
9 Cycle Times fdr Arithmetic/Logical Operations 15
10 Cycle Times for Single Operand Instructions 15
11 Cycle Times for Shift/Rotate Instructions 15
12 Cycle Times for Conditional Branch Instructions 15
13 Cycle Times for Control Instructions 15
14 Cycle Times for Firmware and Hardware Multiply 15
Table I
Mnemonic
MICRO CODE ALU SO URCE O P E R A N D S
12 Ii *0 O c ta lC o d e R S
AQ L L L 0 A Q
AB L L H 1 A B
ZQ L H L 2 O Q
ZB L H H 3 O B
ZA H L L 4 O A
DA H L H 5 D A
DQ H H L 6 D Q






>2 H lo O c ta lC o d a
ADD L L L 0 R Plus S R + S
SUBR L L H 1 S Minus R S - R
SUBS L H I 2 R Minus S R - S
OR L H H 3 RORS RvS
AND H L L 4 R AND S R a S
NOTRS H L H 5 R ands R a S
EXOR H H L 6 R EX-OR S RVS
EXNOR H H H 7 R EX-NOR S RVS
Table 3














* H Io OO
 
O 
n S h i f t L o a d S h if t L o a d R AM 0 RAM3 Q0 ° 3
QREG L L L O X NONE NONE F - Q F X X X X
NOP L L H 1 X NONE X NONE F X X X X
RAMA L H L 2 NONE F -B X NONE A X X X X
RAMF L H H 3 NONE F -B X NONE F X X x X
RAMQD H L L 4 DOWN F/2— B DOWN Q/2— Q F Fo \Uo Qo IN3
RAMD H L H 5 DOWN F/2— B X NONE F FP IN0 Qo XRAMQU H H L 6 UP 2F— B UP 2Q— Q F INo Fb IN0 Os
RAMU H H H 7 UP 2F— B X NONE F IN0 Fb X Q3
X -  Oonl cart. EbctricaOy1 ths shift pin is Sn ECL input intsmally oonnsctsd to sn oirtput in ths high-impsdanca ststs.
B •  Rsoiitsr addrttssd by B inputs.
Up is toward MSB, DOWN is toward LSB.
Table 4
Path Element Si (nsec) GaAs (nsec)
Register (CLK —► output) 10.50 0.95
5 inch interconnect 1.00 1.00
CC mux (input —► output) 15.70 2.16
I inch interconnect 0.20 0.20
XOR gate 7.00 0.56
I inch interconnect 0.20 0.20
Microsequencer (CC —► output) 30.00 9.40
18 inch interconnect 3.60 3.60
uCS 35.00 4.10
18 inch interconnect 3.60 3.60
Register set-up time 2.00 0.50
TOTAL 109.00 26,27
Table 5
Path Element Si (nsec) GaAs (nsec)
Register (CLK —► output) 10.50 0.95
5 inch interconnect 1.00 1.00
8:1 mux (input —► output) 4.50 0.60
3 inch interconnect 0.60 0.60
ALU (A,B bus —► G,P) 37.00 12.00
2 inch interconnect 0.40 0.40
CLA 21.40 2.00
2 inch interconnect 0.40 0.40
ALU (Cin F^O) 25.00 9.00
3 inch interconnect 0.60 0.60
4:1 mux (input —► output) 4.50 0.60
I inch interconnect 0.20 0.20








Dn 0 0 0 0
An 0 0 0 0
(An) 3 4 2 2
(An)+ 4 4 3 3
-(An) 3 5 3 3
(dIBrAn) or (dl6,PC ) 3 6 3 3
(xxx).W 3 6 3 3
(xxx).L 3 7 4 4
# < d a ta > .B 0 3 2 2
# < d a ta > .W 2 3 2 2
# < d a ta > .L I 5 2 2
(d8,An,Xn) or (d8,PC,Xn) 4 8 4 5
(dl6,An,Xn) or (dl6,PC,Xn) 4 9 5 6
(B) 4 9 2 6
(dl6,B) 6 12 4 6
(d32,B) 10 16 4 6
([B]J) 9 13 4 6
([B],I,dl6) 11 16 6 8
([B],I,d32) 11 17 6 8
([dl6,B],I) 11 16 6 8
([dl6,B],I,dl6) 13 19 8 10
([dl6,Bj,l,d32) 13 20 8 10
([<132,B],I) 15 20 6 8
(jd32,B],I,dl6) 17 22 8 10
([d32,B],I,d32) 17 24 I 8 10 I
B =  Base address; 0, An, PO, Xn, An+Xn, PC-bXn 
I =  Index; 0, Xn
IsIOTES: Xn cannot be in B and I at the same tim e.







Dn 0 0 0 0
An 0 0 0 0
(An) 2 2 I I
(An)+ 2 2 2 2
-(An) 2 2 2 2
(dl6,An) or (dl6,PC ) 2 3 2 2
# < d a ta > .W 2 3 2 2
# < d a ta > .L I 5 3 3
^dSfA nX n) or (d8,PC,Xn) I 5 3 4
(dl6,An,Xn) or (dl6,PC,Xn) 3 7 4 5
(B) 3 7 I 5
(dl6,B) 5 10 3 5
(d32,B) 9 15 3 5
([B],I) 8 12 3 5
([B],I,dl6) 10 15 5 7
([B],I,d32) 10 16 5 7
([dl6,B],I) 10 15 5 7
([dl6,B|,I,dl 6) 12 18 7 9
([dl6,BJ,I,d32) 12 19 7 9
([d32,B],I) 14 19 5 7
([d32,B],I,dl6) 16 21 7 9
(fd32,BU,d32) 16 24 7 9
B =  Base address; 0, An, PC, Xn, An-hXn, PC-hXn 
I =  Index; 0, Xn
NOTES: Xn cannot be in B and I at the same time.







MOVE D nrDn O 3 2 2
MOVE An ,Dn O 3 3 3
* MOVE < ea > ,D n # # 4 4
* MOVE D n ,< e a > # # 6 6
MOVE A n ,< e a > # # 6 6
MOVE < e a > ,< e a > # # 8 8
MOVEA D nrAn O 3 3 3
MOVEA A nrAn O 3 3 3
MOVEA < ea > ,A n # # 4 4
MOVE CCRrDn 4 5 2 2
* MOVE C C R ,< ea> 4 5 5 5
MOVE D nrCCR 4 5 3 3
* MOVE < e a > rCCR 4 5 4 4
MOVEQ # < d a t a > rDn O 3 2 2
* Add Fetch Effective Address time to MC68020 cases.
Add Calculate Effective Address time to the emulation cases.







ADD Dn,Dn O 3 3 3
* ADD < ea > ,D n O 3 4 4* ADD D n ,< ea > 3 6 5 5
* ADDA < ea > ,A n O 3 5 5
AND DnjDn O 3 3 3
* AND < ea > ,D n O 3 4 4
* AND D n ,< ea > 3 6 5 5
EOR DnjDn O 3 3 3
* EOR D n ,< ea > 3 6 5 5
OR Dn,Dn O 3 3 3
* OR < ea > ,D n O 3 4 4
* OR D n ,< ea > 3 6 5 5
SUB DnjDn O 3 3 3
* SUB < ea > ,D n O 3 4 4
* SUB D n ,< ea > 3 6 5 5
* SUBA < ea > ,A n O 3 5 5
CMP Dn,Dn O 3 2 2
CMP A njDn O 3 3 3
* CMP < ea > ,D n O 3 4 4
CMPA DnjAn I 4 3 3
CMPA A njAn I 4 2 2
* CMPA < ea > ,A n I 4 4 4
MUL .W DnjDn 25 28 10 10
* MUL .W < ea > ,D n 25 28 10 10
MUL .L DnjDl 41 44 11 12
* MUL .L < ea > ,D l 41 44 14 15
MUL .L DnjDhiDl 41 44 10 10
* MUL .L <ea> ,D h:D l 41 44 13 13
DIVS.W DnjDn 54 56 50 52
* DIVS .W <ea> ,D ri 54 56 51 53
DIVS .L DnjDn 88 90 78 80
* DIVS.L < ea > ,D q 88 90 79 81
DIVS .L Dn,Dr:Dq 88 90 78 83
* DIVS.L <ea>,D r:D q 88 90 80 85
DIVSL.L DnjDnDq 88 90 78 80
* DIVSL .L <ea>,D r:D q 88 90 79 81
DIVU.W D njDn 42 44 48 48
* DIVU.W < ea > ,D n 42 44 48 48
DIVU .L D njDq 76 78 73 73
* DIVU.L < ea > ,D q 76 78 75 75
DIVU.L D njDnDq 76 78 75 75
* DIVU.L <ea>,D r:D q 76 78 77 77
DIVUL .L DnjDrrDq 76 78 73 73
* DIVUL .L <ea>,D r:D q 76 78 75 75
* Add Fetch EjBFective Address time to MC68020 cases.







CLR Dn 0 3 2 2
#  . CLR < e a > 3 6 5 5
NEG Dn 0 3 2 2
* NEG < e a > 3 6 6 6
NOT Dn 0 3 2 2
* NOT < e a > 3 6 6 6
EXT Dn I 4 3 3
See Dn I 4 2 2
# Sec < e a > 6 6 6 6
TST Dn 0 3 2 2
* TST < e a > 0 3 4 4
Add Fetch Effective Address time to MC68020 cases.
Add Calculate Effective Address time to the emulation cases.
Add Calculate Effective Address time to MC68020 cases.







LSL Dn7Dn 3 6 5 5
* LSL Mem by I 5 6 6 6
LSR DnvDn 3 6 5 5
* LSR Mem by I 5 6 6 6
ASL DnvDn 5 8 6 6
* ASL Mem by I 6 7 7 7
ASR Dn7Dn 3 6 6 6
* ASR Mem by I 5 6 7 7
ROL Dn7Dn 5 8 5 5
* ROL Mem by I 7 7 6 6
ROR Dn7Dn 5 8 5 5
* ROR Mem by I 7 7 6 6
ROXL Dn7Dn 9 12 5 5
* ROXL Mem by I 5 6 6 6
ROXR Dn7Dn 9 12 5 5
* ROXR Mem by I 5 6 6 6
Add Fetch Effective Address time to MC68020 cases.







Bcc (taken) 3 9 4 4
Bcc.B (not taken) I 5 2 2
Bee. W (not taken) 3 7 4 4
Bee.L (not taken) 3 9 4 4
DBcc (cc =  false,count >  -I) 3 9 3 3
DBcc (cc =  false,count =  -I) 7 10 6 6







BSR.B 5 13 7 7
BSR .W 5 13 7 7
BSR.L 5 13 8 8
CHK Dn,Dn 8 8 4 4* CHK < ea> ,D n 8 8 6 6** CIJK2 < ea> ,D n 16 18 9 12** CHK2 < ea> ,A n 16 18 10 13
% JMP < e a > I 7 5 5
% JSR < e a > 3 11 8 8
# LEA < ea> ,A n 2 3 5 5
NOP 2 3 2 2
# PEA < e a > 3 6 6 6
RTD #<disp lacem en t> 9 12 5 5
RTR 13 15 6 6
RTS 9 12 5 5
* Add Fetch Effective Address time to MC68020 cases.
Add Calculate Effective Address time to the emulation cases.
%  See M C 68020  32 -B it M icro p ro cesso r  U s e r ’s M an u alj pp. 9-15.







MUL .W Dn,Dn 21 37 10 10
* MUL .W < ea > ,D n 22 38 10 10
MUL .L D ntDl 22 38 11 12
* MUL .L < ea > ,D l 24 40 14 15
MUL .L DntDhrDl 39 103 10 10
* MUL .L < e a >  ,DhrDl 41 105 13 13
* Add Calculate Effective Address time.
L ist o f  F igu res
Figure Title Reference
1 MC68020 Block Diagram 5
(From MC68020 32-Bit Microprocessor User’s 
Manual, Prentice-Hall, Englewood Cliffs, NJ,
07632, Figure 1-1. © 1985 Motorola Inc.)
2 User Programming Model 5
(From MC68020 32-Bit Microprocessor User’s 
Manual, Prentice-Hall, Englewood Cliffs, NJ,
07632, Figure 1-2. © 1985 Motorola Inc.)
3 VE29G01 Block Diagram 7
(From VS29G01 Data Sheet, Vitesse 
Semiconductor Corporation, 741 Calle Plano,
Camarillo, California, 93010, January 1988,
pg. I. © 1988 Vitesse Semiconductor Corp.)
4 VE29GIOA Block Diagram 7
(From VS29G01 Data Sheet, Vitesse 
Semiconductor Corporation, 741 Calle Plano,
Camarillo, California, 93010, January 1988,
pg. I. © 1988 Vitesse Semiconductor Corp.)
5 Control Unit Section 15
6 ALU Section 15
7 Address ALU 15
8 Data ALU 15
9 Hardware Multiplier 15
10 Feedback Latch 15
11 Memory Interface Support Circuitry 15
12 Bcc Circuitry 15
13 EWR Bits 7-0 Sign Extension 15
14 EWR Bits 15-0 Sign Extension 15
15 IR bits 11-9 Mapping Circuit 15
16 Microsequencer Critical Path 15
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RAM3 RAMO 4 
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Flags Cin 4 
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OP SIZE reg —► 
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16  B its
Upper 











Signed /U nsigned 
Decoder
16 x 1 6
M ultiplier
1 6 x 1 6
M ultiplier
1 6 x 1 6
M ultiplier
M ult ip l ie r Mult ipl icand
Upper 32 Bit Resul t Lower 32  Bit R esu l t





EWR Bit I O
EWR Bit 9
EWR Bit I I
OPSIZE reg
Left  S h i f t  
by 2
Left  S h i f t  
by 2
3 - s t a t e
B uffe r
3:1 24 Bit Mux
Bits Bit Bits Bit Bits





OP SIZE reg MM size 
(SIZ0,SIZ1)
¥  MAR OE to Address BusMM select
Enable DBI output to Data Bus
MM read - r -






>  UIDB Bit 31
B uffer
> UIDB Bit 8
EWR Bit 7 -----*•
EWR Bit 2 — ► UIDB Bit 2
EWR Bit I > UIDB Bit 1
EWR Bit O > UIDB Bit O
Figure 13
UIDB
S e le c t
>UIDB Bit 3 1
Fanout
B uffer
> UIDB Bit 16
> UIDB Bit 15EWR Bit 15
*UIDB Bit 2EWR Bit 2
>UIDB Bit 1EWR Bit 1
> UIDB Bit OEWR Bit O
Figure 14
UIDB
S e le c t
*  UIDB Bit 31
UIDB Bit 4
> UIDB Bit 3
IR Bit 11 >  UIDB Bit 2
















S t a tu s
R e g is te r
F igu re  and T ab le  C ross ReierehCfe L ist
#  in this text #  in original text Original Reference
Figure I Figure 1-1 I
Figure 2 Figure 1-2 I
Figure 3 None 2
Figure 4 None 2
Table I Figure 3 2
Table 2 Figure 4 2
Table 3 Figure 5 - 2
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1. Motorola, Inc., MC68020 82-bit Microprocessor User’s 
Manual, Prentice-Hall, Englewood Cliffs, NJ, 1984.
2. Vitesse Semiconductor Corporation, VS29G01 and VS29G10A 






NAME # of BITS DEFINITION
useq.NA 12 Next address
useq.inst 4 Microseqvencer instruction
OOOO = JUMP ZERO
000 1 S= COND JSB PL
00 10 =: JUMP MAP
0 0 1 1 = COND JUMP PL
0 1 0 0 S= PUSH/COND LD CNTR
0101 = COND JSB R/PL
0 110 = COND JUMP VECTOR
0111 == COND JUMP R/PL
1000 = REPEAT LOOP, CNTR <> 0
100 1 = REPEAT PL, CNTR <> 0
10 10 = COND RTN
10 11 S= COND JUMP PL & POP
1100 = LD CNTR & CONTINUE
110 1 TEST END LOOP
1110 = CONTINUE
1111 THREE-WAY BRANCH
useq.map.sel 2 Selects the 2910's mapping PROM
0 O Il PL Next Address
01 = EA PROM
10 = IR PROM
useq.CC_Ipgic_Ievel 1 Selects the true logic level for
the CC to microsequencer
0 = active low
1 = active high
7useq . CC_sel  Selects CC to microsequencer
OOObbbb = EWR bit (bbbb)
OOIbbbb = IR bit (bbbb)
Olbbbbb “ LIDB bit (bbbbb) 
100xxxx =  Target level CC HI 
I O O x x x x  =  Target level CC LS 
1OOxxxx =  Target level CC CC 
1OOxxxx -  Target level CC CS (C) 
1OOxxxx =  Target level CC NE 
1OOxxxx = Target level CC EQ ( Z )  
10Oxxxx = Target level CC VC 
10Oxxxx = Target level CC VS (V) 
1OOxxxx = Target level CC PL 
1OOxxxx = Target level CC MI ( N )  
10Oxxxx = Target level CC GE 
I O O x x x x  =  Target level CC LT 
10Oxxxx “ Target level CC GT 
1OOxxxx “ Target level CC LE 
1OOxxxx = Target level CC X 
1010000 = Target level CC Z 
1010011 “ Logical True 
1010100 “ Logical False 
1010101= Host level CC Z
1010110 =  Host level CC N
1 0 1 0 1 1 1  =  Host level CC V 
1011000 =  Host level CC C
Where xxxx = IR bits 11-8
IR_load 1 IR load line
0 =  Hold IR
1 = Load IR with data bus (D 15-DO)
EWR.load 1 EWR load line
0 = Hold EWR
1 “ Load EWR with data bus (D15-D0)
op.size . load 1 Op^size load line
0 =  Hold op_size
1 “ Load op_size
op_size . select 2 Selects the op_size source
00 =  PL
01 = IR bits 7-6
10 = IR bits 10-9
11 = IR bits 13-12
op.size . data
is : ' . . V  '
2 Sets the op.size register
00 = Byte 
01. = - Word 








0 0 0 0 = No device selected
0001 = DBI
0010 = Constants PROM
0011 = op,size offset PROM
0100 = Target SR
0101 = EWR bits 7-0 (sign extended)
0110 = Feedback latch 
0 111 = Shifter
1000 = Lower multiplier result
1001 = Upper multiplier result
1010 = EWR bits 15-0 (sign extended)
1011 = I R  bits 11-9 (0 --> 8 )
1100 = I R  bits 7-0 (sign extended)
Data ALU instruction destination





101 = RAMD 
110= RAMQU
111 = RAMU




0 11 S OR
10 0 as AND
101 = NOTRS
1 10 ’ ES EXOR
111 = EXNOR
Data ALU instruction source
0 0 0  = AQ
001 = AB
0 1 0  = ZQ
0 1 1  = ZB
1 0 0  = ZA
101  = DA
11 0  = DQ
111  = DZ
Data ALU output enable
0 = Disable data ALU output
1 = Enable data ALU output
A_bus for Data ALU4
d a t a _ A L U .A_bus_sel 3
data_ALU.B_bus 4
data_ALU.B_bus_sel 3
Selects the Data ALU A_bus source
000 = PL
001 * IR bits 2-0
010 = IR bits 8 - 6
011 = IR bits 11-9
100 = IR bits 14-12
101 = EWR bits 14-12
110 = EAR bits 2-0
111 = EWR bits 2-0
Note: the MSB of the A_bus is a 
hardwired 0 for sources 
with only 3 bits
B_bus for Data ALU
Selects the Data ALU B_bus source 
000 = PL
001= IR bits 2-0
010 = IR bits 8 - 6
011 = IR bits 11-9
100 = IR bits 14-12
101 = EWR bits 14-12
110 = EAR bits 2-0
111 = EWR bits 2-0
a d d r A L U .dest
Note: the MSB of the B_bus is a 
hardwired 0 for sources 
with only 3 bits
Address ALU instruction destination
000 
001  



























011 = ZB 




flddr_ALU.OE 1 Address ALU output enable
0 = Uisable address ALU output
1 = Enable address ALU output
addr.ALU.A_bus 4 A_bus for Address ALU
addr_ALU.A_buS-%el: 3 Selects the Address ALU A.bus source
000 = PL
001 = IR bits 2-0
010 = IR bits 8 - 6
011 - IR bits 11-9
100 = IR bits 14-12
101 = EWR bits 14-12 
110= EAR bits 2-0
111 * EWR bits 2-0
Note: the MSB of the A.bus is a 
hardwired 0 for sources 
with only 3 bits
addr.ALU.B.bus 4 B.bus for Address ALU
addr.ALU.B.bus.sel 3 Selects the Address ALU B.bus source
000 = PL
001 = IR bits 2-0
010 = IR bits 8 - 6
011 = IR bits 11-9
100 = IR bits 14-12
101 = EWR bits 14-12
110 = EAR bits 2-0
111 = EWR bits 2-0
Note: the MSB of the B.bus is a 
hardwired 0 for sources 
with only 3 bits
MAR.load 1 MAR load line
0 = Hold MAR
1 = Load MAR with lower internal











Selects constant from PROM
0 0 00 S 0 0 0 0 0 0 0 2 H
0 0 0 1 = 00000004 H
00 10 00000008 H
00 11 =: 00OOOOFF H
0 100 as FFFFFF0 0 H
0 1 0 1 S 0 0 0 0 F F F F H
0 1 10 = FFFFO O 0 0 H
0 1 11 as 0 0 0 0 0 0 0 1 H
10 00 = 0 0 0 0 0 0 1 0 H
10 0 1 = FFFF8 0 0 0 H
10 10 =S 0 0 0 1 0 0 0 0 H
1 DBI load line
0 = Hold DBI
1 = Load DBI with UIDB
1 Select line for main memory (MM)
0 = Do not select
1 = Select
1 Read/Write line for MM
0 * Write
1 = Read
2 Select MM size source
00 = PL
01 = op.size register
10 = EWR bits 1-0
11 = EWR bits 5-4
2 Sets MM size
00 = Byte 
0 1 =  Word 
10 = Long word
1 Target CC X load line
0 = Hold target X flag
1 - Load target X flag
I Target CC N load line
0 = Hold target N flag
1 = Load target N flag
1 Target CC Z load line
0 = Hold target Z flag
1 = Load target Z flag
1 Target CC V load line
0 = Hold target V flag












Target CC C load line
0 = Hold target C flag
1 = Load target C flag
Selects the SR source
00 = Data ALU,
01 = UIDB
10 = Shifter
11 = Address ALU
Carry in bit of Data ALU
Selects the Cin source
0 = PL
1 = Target level SR
Loads multiplier latch #1
0 = Hold
1 = Load
Loads multiplier latch #2
0 = Hold
1 = Load
Shifter instruction (Hold two cycles)
000 = Arithmetic shift right
001 = Arithmetic shift left
010 = Logical shift right
011 = Logical shift left
100 = Rotate right with extend
101 = Rotate left with extend
110 = Rotate right without extend
111 = Rotate left without extend
Loads barrel shifter shift register
0 = Hold
1 = Load
Loads barrel shifter data register
0 = Hold
1 = Load












Selects feedback sign extension size
00 = PL
01 “ op_size
10 = EWR bit 11
Feedback sign extension size
00 = Byte
01 « Word
1 0 =  Long word (disable)
Enables EWR scaling
0 = Disable scaling
1 = Enable scaling
EAR load line
0 = Hold EAR
1 = Load EAR
EAR / EA PROM select line
0 « IR bits 5-0
1 = IR bits 11-6
Data ALU Mask Enable
0 = Disable Data ALU Masking!





/  * * * * * * * * *  *■♦**,* * * * * * * * * * * * * *  * * * **  * * * * * * * * * * * * * * * * * *.* * *;■* * * * * * * * * * * * .* * * .* 
/ *
/* PROGRAM: MAIN.C ’
/ *
/* AUTHORS: Erin Handgen and Bryan Robbins
/ *
/ *  DATE: March 2, 1988
/ *
/* DESCRIPTION:


















This program simulates a bit sliced, microprogrammed */ 
microprocessor that will emulate the Motorola 68020. */ 
The program is menu driven from a terminal and simulates */ 
micro-operations on the host. The user is allowed */ 
to change the state of the host, execute microinstructions */ 
from the microcontrol store, or execute machine instructions */ 
from the target level main memory. After a microinstruction */ 
or machine instruction is executed, the new state of the */ 
host or target is reported to the user. */
/*












The program requires the microcontrol store bits to be */ 
stored in a file called uCS/ and the target level main */ 
memory bits in a file called 'm m ' . */
. */ uCS: */
Each line in uCS is either a 123 bit microinstruction */ 
or a block address. The 123 bit microinstruction line */ 
has 123 'l's or '0's. A block address line begins with */ 
the letter 'a' and is followed by a 3 digit hex address */ 
















Each line in MM contains either a byte, word, longword */ 
or block address. A byte, word, or longword line */
contains 8 , 16, or 32 'l's or 'O's respectively. A */
block address line begins with the letter 'a'- and is */
followed by a 4 digit hex address that is used as the */
starting address for the block of target level */
instructions.
OUTPUT:






/* Include files */ 
♦include <Stdio;h>
/* boolean true and false */ 
#define TRUE 1
#define FALSE 0
/* AM2901 destination constants
ldefine QREG 0 
#define NOP 1 
♦define RAMA 2 
♦define RAMF 3 
♦define RAMQD 4 
#define RAMD 5 
#define RAMQU 6 
#define RAMU 7
/* AM2901 source constants */
#define AQ 0 
#define AB 1 
#define ZQ 2 
#define ZB 3 
#define ZA 4 
#define DA 5 
#define DQ 6 
♦define DZ 7
/* AM2901 function constants */
#define ADD 0 
#define SUBR 1 
♦define SUBS 2 
#define OR 3 
♦define AND 4 
#define NOTRS 5 
#define EXOR 6 
#define EXNOR 7

















/•^S tr^ctuffe 'declarS t'ibns*^*****^^*****^******^****" *;**^^ *******'^ " ^ ^ '^ ^  /*>##*****■**. ^ ^







/* Next Address i y ■
/* Microsequencer instruction */ 
/* Mapping PROM select */
' *  Coriiitibh code logic level */ 






/* Op size load */ 
/* Op size sel */ 
/* Op size data */










struct MAR_PL_type { 
int load;
} ;
struct DBI_PL_type { 
int load;
} ;












struct Cin_PL_type { 
int data; 
int select;
/* ALU instruction source */
/* ALU instruction function */
/* ALU instructibh Destination */ 
/* ALU output enable */
/* AlU A bus */
/* ALU A bus select */
/* ALU B bus */
/* ALU B bus select */
/* MAR load */
/* Data bus interface load */
/* Main rnemory select */
/* Main memory read */
/* Main memory size select */ 
/* Main memory size */
/* X load */ 
/* N load */ 
/* Z load */ 
/* V load */ 
/* C load */
/* Cin data */
/* Cin select */




/* Multiplier latch T load */ 






/* Shifter instruction */
/* Shifter shift load line */ 
/* Shifter data load */











/* Feedback load */
/* Feedback size select */
/* Feedback sign extension size */ 
/* Feedback scale select */
/* EAR load */
/* EAR select line */
struct PL.type {
struct useq.PX.type useq; 
int IR.load; 
int EWR.load;
struct op_size.PL.type op.size; 
int UIDB.sel;
struct ALU.PL.type data.ALU; 
struct ALU.PL.type addr.ALU; 
struct MAR.PL.type MAR; 
int const.addr; 
struct D.BI.PL.type DBI; 
struct MM.PL.type MM; 
struct TCC.PL.type TCC; 
int SR.sel;
struct Cin.PL.type Cin; 
struct mult.PL.type mult; 
struct shifter.PL.type shifter; 
struct feedback.PL.type feedback; 
struct EAR.PL.type EAR; 
int data.ALU.mask;
/* Microsequencer */
/* Instruction register load */ 
/* Extended word register load 
/* Operand size*/
/* UIDB device select */
/* Data ALU */
/* Address ALU */
/* MAR */
/* Constants PROM address */
/* DBI */
/* MM */
/* Target Condition Codes */






/* Data ALU mask enable */




/* RAM registers */ 
/* Q register */
struct CC_state.type { 
int X; 
int C ; 
int N ; 
int V; 
int Z ;















/* Stack Top Index */ 
/* Stack Elements */
/* M i c r o p r o g r a m  c o u n t e r  */
/* Microsequencer stack */ 
/* Register/Counter */
/* input CC */
/* M u l t i p l i e r  l a t c h  1 */ 
/* M u l t i p l i e r  l a t c h  2 */
struct muit_state_ type { 
int data, 1 ; 
int data_2 ;
■};
struct shifter,state,type { 
int shift; 
int data; 
int C ; 
int V; 
int X; 
int N ; 
int z ;
/* Shift register */
/* Data register */
/* Shifter C register */ 
/* Shifter V register */ 
/* Shifter X register */ 
/*• Shifter N register */ 
/* Shifter Z register */
struct state.type {
struct PL,type PL;




s t r u c t  C C _ s t a t e , t y p e  TCC;
s t r u c t  C C _ s t a t e . t y p e  HCC;




struct useq,state,type useq; 






s t r u c t  Mli^pptl, t y p e  { 
int s i z e ; 
i n t  s e l e c t ;  
i n t  re a d ;
}; '
/♦Pipeline Register*/
/* Data ALU */
/* Address ALU */
/♦Data Bus Interface */ 
/♦Memory Address Register */ 
/* Target Condition Codes */
/* Host Condition Codes */ 
/♦Operand Size*/
/* Pre-Instruction Register */ 
/* Instruction Register */




/* Feedback Latch */
/* EAR */
/* LIDB latch */
/* Data Size */
/* Main Memory Select */ 
/* Main Memory Read */
shifter;












/* Lower Internal Data Bus */ 
/* Upper Internal Data Bus */ 
/* microsequencer bus.*/-’.
/* Data ALU A Bus .*/ ;
/* Data ALU B Bus */ "
/* Address ALU A Bus */
/* Address ALU B Bus */
/* Main Memory Control Bus */ 
/*. Main Memory Address Bus */ 
/* Main Memory Data Bus */
/************* * * * * * * * * ********************************** ***** * * * * * * * * * * * /  
/ *  Global variables */
Z * * * * * * * * * * * * * * * * * * * * * * * * * * * *  * * * * * * * * * *  *****  * * * * * * * * *  * * * * * * * * * * * * * * * * * * *  y
/♦NOBASE*/
struct PL.type uCS[4096]; /* microcontrol store */
/♦NOBASE*/
int MM[65536]; /* target main memory */
struct state.type state; /* state of host */
struct bus.type bus; /* host bus values */
int const[16]; /* constants PROM */
char buf[1 0 ]; /* buffer for ungetting characters */
int bufp; /* pointer to top of character buffer */
int trace; /* flag which enables/disables tracing */
int breakpoint; /* breakpoint used for debugging */
int inst.cnt; /* instruction cycle counter */
int prog.cnt; /* program cycle counter */
int error; /* error flag-*/
int hex.string[1 0 0 ]; /* string for returning results */
.'■/* of procedure hex( ) */
struct CC_state_type data.CC; /* Data ALU condition codes */ 
struct CC_state.type addr.CC; /* Address ALU condition codes'*/-
/** ***** ****** * * * * * * *'* * ********* *,***,*,* * ********** *#/*;*■ ****.**,**** ****/ 
/* main: */
/* See description above. */
/ * * * ♦ *  * * * * * * * * * *  * * * * * * * * *  * * * * * * * * * * * * * * * * *,**** * * * * * * * * * *  * * * * * *  * * * * * *  * * * * /
main()
{ . ■ :■ . ■
char option; /* menu option * /
/*■ "init.ia-liz.e- the state of the program and read in the uCS and MM */ 
initialize(•••)•;
/'*' continue getting commands and executing them unbil exit, */
. ' do {











■ -' ■ ■ case ' :
execute.1_inst{); 
break; 
case 'e ' :
execute.N.inst(); 
break; 









case ' i ' :
edit.uCS( ) ; 
break; 
case 'j ' :
edit_MM(); 
break;
, case k ':
if (trace ■■ 1 ) 
trace * 0 ;
else
trace « 1 ;




printf ( lWnXnNew PC = " ) ; 
scanf ("%x", Estate.addr.ALU.RAM[8 ]); 




printf("Are you sure you want to quit? (Y/N) 
option - tolower)getchar()); 
while (getchar() I- '\n')
; ■ ; 
if (option == 'y' ) 
option = 'o';
eise
option = 'n' ; 
break;
; ■- };
} while (option !=  ̂o ̂ );
/* save uCS */ 
printf("\n"); 
do { .
printf("Do you want to save the current uCS? (Y/N) ");
option = tolower(getchar()); 
while ( get char ()■'!*  ̂\ti ).
} while ((option != ' y ' ) SlSl (option ! = 'n' ) ) ;
if (option = = ' y ') 
save.uCS();
/* save MM */ 
printf("\n");
do { ■
printf("Do you want to save the current MM? (Y/N) ");
. option * tolower(getchar{)); 
while (getchar() != ' \ n ' )
* .
} while ( (option !» ' y '  ) &.& (option I* 'n' ) ) ;
if (option == ' y ')
save_MM();
I * * * * * * * * * * * * * * * * * , * * * * * * * ,
/* initialize: */
/* Routine to initialize the global state variables and read in the */ 





int index; /* array index */
/♦initialize breakpoint to 4096 */ 
breakpoint * 4096;
/* initialize cycle counters */ 
prog.Cnt = 0; 
inst_cnt = 0 ;
/* initialize trace mode to ON */ 
trace * TRUE;
/♦initialize buffer pointer */ 
bufp = 0 ;
/* clear all registers in data and address ALU/ s ♦/ 




state.data.ALU.Q = 0 ;
state.addr.ALU.Q =0;
/* clear various host registers */
state.DBI =0;
state.MAR ■ 0;




state.feedback = 0 ;
state.EAR = 0;
state.LIDB » 0;
/♦ clear condition codes */ 
state.HCC. Z = 0 ;  
state.HCC.v = 0; 
state,HCC. N = 0 ;  
state.HCC.C = 0; 
state.TCC. X = 0 ;  
state.TCC.Z =0; 
state.TCC.V = 0; 
state.TCC. N = 0 ;  
state.TCC.C = 0;
/* clear uPC and the uPC stack */ 
state.useq.uPC =0; 
state.useq.stack.top = 0 ;
/* clear multiplier */ 
state.mult.data . 1 = 0 ; 
state.mult.data . 2 = 0 ;
"/*■ clear barrel shifter */ 
state.shifter.shift = 0 ; 
state.shifter.data - 0 ;
/* clear main memory data bus * /  
bus.MM.data =0;
/* read in microcontrol store */ 
read_uCS();
/* read in main memory */ 
read_MM();
/'* load values into constants array */
const[0 ] * 0x 0 0 0 0 0 0 0 2 ;
const[1] = 0x00000004;




const[6 ] = OxffffOOOO;
const[7] = 0x00000001;
const[8 ] = 0x0 0 0 0 0 0 1 0 ;
const[9] = Oxffff8000;
const[1 0 ] = 0x 0 0 0 1 0 0 0 0 ;
const[1 1 ] = 0x 0 0 0 0 0 0 0 0 ;
const[1 2 ] = 0x0 0 0 0 0 0 0 0 ;
const[13] = 0x0 0 0 0 0 0 0 0 ;
const[14] = 0x00000000;
const[15] « 0x00000000;
/ *  read_uCS: * /
/* Routine that reads the contents of the global uCS array from the */ 
file called uCS . The file should contain one microinstruction */ 
per line. The code is sequentially put in "the uCS array starting */ 
at the array index indicated by the address line in the uCS file. */ 
An address line is a line that begins with t k  lettex 'a' and is */ 
is followed by the HEX value of the new index. The address lines */








{ ' ~ \  . '• . ' - ■
PILE *fp; /* file pointer */
FILE *fopen(); /* file open function */
int new_index; /* new index to current uCS element */
int index; /* index to current uCS element */
char c; /* character */
fp - fopen("uCS", "r"); 
index * 0 ;
while ((c * getch(fp)) != EOF) { 
if (c 'a' ) {
fscanf (fp, "%x", &new_index); 
getch(fp);
/*• clear unused uCS * / '  
while (index < new,index) { 
uCS[index].useq.NA = 0; 
uCS[index].useq.inst ■ 0 ; 
uCS[index].useq.map.sel = 0 ; 
uCS[index].Useq.CC_logic_level * 0 ; 
uCS[index].useq.CC_sel = 0 ; 
uCS[index].lR_load * 0; 
uCS[index].EWR_load = 0 ;  
uCS[index].op.size.load = 0 ;  
uCS[index].op_size.select = 0 ; 
uCSfindex].op_size.data = 0 ;  
uCS[index].UIDB_sel = 0 ;  
uCS[index].data.ALU.dest = 0; 
uCS [index).data_ALU.funct = 0 ;  
uCS[index].data.ALU.src =0 ;  
uCS[index].data_ALU.OE = 0; 
uCS[index].data.ALU.A_bus ■ 0; 
uCS[index].data_ALU.A_bus_sel = 0; 
uCS[index].data_ALU.B_bus = 0 ; 
uCS[index].data_ALU.B_bus_sel ■ 0; 
uCS[index].addr_ALU.dest =0 ;  
uCS[index].addr.ALU.funct = 0 ; 
uCS[index].addf_ALU.src * 0; 
uCS[index].addr_ALU.OE = 0; 
uCS[index].addr_ALU.A_bus * 0 ; 
uCS[index].addr.ALU.A_bus_sel = 0; 
uCS[index].addr.ALU.B.bus - 0; 
uCS[index].addr_ALU.B_bus_sel * 0; 
uCS[index].MAR.load ® 0; 
uCS[index].const_addr = 0 ; 
uCS [ index ] .'DBI. load = 0; 
uCS[index].MM.select = 0;
uCS[index].MM.read = O ; 
uCS[index].MM.size.sel = 0; 
uCS[index].MM.size = 0 ; 
uCS[index].TCC.X_load =0 ;  
uCS[index].TCC.N.load =0 ;  
uCS[index].TCC.Z.load = 0 ; 
uCS[index].TCC.V.load = 0; 
uCS[index].TCC.C.load = 0; 
uCS[index].SR.sel = 0 ;  
uCS[index] .Cin.data «* 0 ; 
uCS[index].Cin.select * 0; 
uCS[index].mult.data.1_load = 0; 
uCS[index].mult.data.2_load = 0; 
uCS[index].shifter.inst = 0; 
uCS[index].shifter.shift.load = 0 ; 
uCS[index].shifter.data.load = 0 ; 
uCS[index].shifter.CX.load = 0; 
uCS[index].feedback.load =0 ;  
uCS[index].feedback.size.sel = 0 ; 
uCS[index].feedback.size =0 ;  
uCS[index].feedback.scale.sel = 0 ;  
uCS[index].EAR.load = 0 ;  
uCS[index].EAR.select =0 ;  






uCS[index].useq.NA « read.bits(12, fp); 
uCS[index].useq.inst = read_bits(4, fp); 
uCS[index].useq.map_sel = read_bits(2 , fp); 
uCS[index].useq.CC_logic_level = read.bits(1, fp); 
uCS[index].useq.CC_sel = read.bits(7, fp); 
uCS[index].IR^load * read_bits(1, fp); 
uCS[index].EWR.load ■ read_bits(1, fp); 
uCS [ index ]..op.size. load ■= read.bits ( 1, fp); 
uCS[index].op_size.select = read_bits(2, fp); 
uCS[index].op_size.data * read_bits(2 , fp); 
uCS[index].UIDB_sel = read_bits(4, fp); 
uCS[index].data_ALU.dest * read.bits(3, fp); 
uCSfindex].data.ALU.funct = read.bits(3, fp); 
uCS[index].data.ALU.src ■ read_bits(3, fp); 
uCS[index].data.ALU.OE = read.bits(1, fp); 
uCS[ihdex].data.ALU.A.bus « read_bits(4, fp); 
iiCS[index].data.ALU.A.bus.sel = read.bits(3, fp); 
uCS[index].data.ALU.B.bus * read.bits(4, fp); 
uCS[index].data.ALU.B.bus.sel « read.bits(3, fp); 
uCS[index].addr.ALU.dest ■ read.bits(3, fp); 
uCS[index].addr.ALU.funct * read.bits(3, fp);
ViCS[index] .addr.ALU.src » read_bits( 3, fp) ; 
uCS[index].addr.ALU.OE a read.bits(1, fp); 
uCSfindex].addr.ALU.A.bus * read_bits(4, fp); 
uCS[index].addr.ALU.A.bus.sel = read_bits(3, fp); 
uCS[index].addr.ALU.B.bus « read.bits(4, fp); 
uCS[index].addr.ALU.B.bus.sel « read.bits(3, fp); 
uCS[index].MAR.load = read_bits(1, fp); 
uCS[index].const.addr * read.bits(4 , fp); 
uCS[index].DB!.load * read.Bits(I, fp);
uCS[index].M M .read = read.bits(1 , fp);
uCS[index].MM. size.sel = read.bits]2 , fp);
uCS[index].MM.size = read.bits(2, fp);
uCS[index].TCC.X.load * read.bits]1 , fp) ;
uCS [ index ] . TCC . N_ load = read.bits ( 1, fp);;
uCS[index].TCC.Z.load = read.bits]t, fp); '
uCS[index].TCC.V.load = read.bits]1 , fp);
uCS[index].TCC.C.load = read„bits(1, fp);
uCS[index] .SR.sel = read.bits(2, f p );
uCS[index].Cin.data = read.bits]1 , fp);
uCS[index].Cin.select = read.bits(1 , fp);
uCS[index].mult.data.I.load » read.bits]1, fp);
uGS[index].mult.data.2_load = read.bits{1 , fp);
uCS[index].shifter.inst = read.bits(3 , fp);
uCS[index].shifter.shift.load = read_bits(1, fp);
uCS[index] .shifter'.data.load “ read.bits( I.,. fp) ;
uCS[index].shifter.CX.load ■ read.bits]1, fp);
uCS[index].feedback.load = read.bits] 1, fp);
uCS[tndex].feedback.size_sel ■ read.bits]2 , fp);
uCS[index].feedback.size = read_bits{2, f p) »
uCS[index].feedback.scale.sel = read_bits(1, fp);
uCS[index].EAR.load = read_bits(1 , fp);
uCS[index].EAR.select = read.bits]1, fp);
uCS[index].data.ALU.mask = read.bits{1, fp);
index++;
getch(fp);
/ *  clear unused uCS */ 
while (index <4096) {
uCS[index].useq.NA = 0;
uCS[index].useq.inst = 0 ;
uCS[index].useq.map.sel » 0 ;
uCS[index].useq.CC.logic.level = 0 ;
uCS[index].useq.CC.sel = 0 ;
uCS[index].IR.load = 0 ;
uCS[index].EWR.load = 0 ;
uCS[index].op.size.load = 0 ;
UCS[index].op.size.select = 0; 
uCS[index].op.size.data = 0 ;  
uCS[index].UIDB.sel =0 ;  
uCS[index].data.ALU.dest = 0; 
uCS[index].data.ALU.funct = 0; 
uCS[index].data.ALU.src - 0; 
uCS[index].data.ALU.OE = 0; 
uCS[index].data.ALU.A.bus = 0; 
uCS[index].data.ALU.A.bus.sel = 0; 
uCS[index].data.ALU.B.bus = 0 ; 
uCS[ipdex].data.ALU.B.bus_sel * 0; 
uCS[index].addr.ALU.dest = 0; 
uCS[index].addr.ALU.funct = 0; 
uCS[index].addr.ALU.arc =0 ;  
uCS[index].addr.ALU.OE « 0 ; 
uCS[index].addr.ALU.A.bus * 0; 
uCS[index].addr.ALU.A.bus.sel = 0; 
uCS[index].addr.ALU.B.bus = 0 ; 
uCS[index].addr.ALU.B_bus^sel = 0 ;
}
} ;
uCS[index].MAR.load = 0 ;
uCS[index] .const.addr =0 ;
uGS[index].DBI.load = 0;
uCS[index].M M .select = 0 ;
uCS[index].M M .read = 0 ;
uCS[index].MM.size.sel = 0 ;
uCS[index].M M .size = 0 ;
uCS[index].TCC.X.load * 0;
uCS[index].TCC.N.load = 0;
uCS[index].TCC.Z.load = 0 ;
uCS[index].TCC.V.load = 0 ;
uCS[index].TCC.C.load = 0;
uCS[index].SR.sel « 0 ;
uCS[index].Cin.data = 0;









uCS[index].feedback.size = 0 ;
uCS[index].feedback.scale.sel = 0 ;




} ; . / •  ,
fclose(fp);
/ * ** ****** ****•! 
/♦ save_uCS : ,
h********* * * * * * * * * * * * *  ** * * * * /
* /
/ *  Routine to save the current uCS array into a file called */ 
S * uCS . Each uCS item is converted into a corresponding bit */ 
/ *  pattern and then sent to the file. When an array element has ♦ / 
/* all zero values in it, the routine will skip the block of zero */ 
/* elements and try to find the next used block of uCS. When it */ 
/* is found, the address of the uCS is put in the file and the */ 
/ *  new block is written. */
/* file pointer */
/* file open function */
/♦new index to current uCS element ♦/ 
/* index to current uCS element */
/* character */
/* open the file */ 
fp = f open ( "uCS " "w" ) ;
index = 0 ;
/* write the uCS array out to the file */ 
while (index < 4096) {
/* skip empty uCS elements */









/* print the address of the next block of useful UCS ♦/ 
if {index <4096)
fprintf(fp, "a%x\n" , index);
/* Write the block of nonzero uCS to file */ 
while ((index <4096) &E (empty(uCS[index]) =* FALSE)) { 
write_bits(uCS[index].useq.NA, 12, fp); 
write_bits(uCS[index],useq.inst, 4, fp); 
write_bits(uCS[index].useq.map_sel, 2, fp); 
write_bits(uCS[index].useq.CC_logic_level  ̂ 1, fp); 
write.bits ( uCS [.index ] . useq . CC.sel, . 7 , fp); 
write_bits(uCS[index].IR_load, 1, fp); 
write.bits(uCS[index].EWR.load, 1, fp); 
write.bits(uCS[index].op.size.load, 1, fp); 
write.bits(uCS[index].op.size.select, 2, fp); 
write.bits(uCS[index].op.size.data, 2, fp); 
write_bits(uCS[index].UIDB.sel, 4, fp); 
write.bits(uCS[index].data.ALU.dest, 3, fp); 
write.bits(uCS[index].data.ALU.funct, 3, fp); 
write_bits(uCS[index].data.ALU.src, 3, fp); 
Write.bits(uCS[index].data.ALU.OE, I, fp); 
write.bits(uCS[index].data.ALU.A.bus, 4, fp); 
write_bits(uCS[index].data.ALU.A.bus.sel, 3, fp); 
write.bits(uCS[index].data.ALU.B.bus, 4, fp); 
write.bits(uCS[index].data.ALU.B.bus.sel, 3, fp); 
write.bits(uCS[index].addr.ALU.dest, 3, fp); 
write_bits(uCS[index].addr.ALU.funct, 3, fp); 
write_bits(uCS[index].addr.ALU.src, 3, fp); 
write_bits(uCS[index].addr.ALU.OE, 1, fp);
write_bits(uCS[index].addr_ALU.A_bus, 4, fp); 
write_bits(uCS[index].addr.ALU.A_bus^sel, 3, fp); 
write_bits(uCS[index].addr_ALU.B_bus, 4, fp); 
write_bits(uCS[index].addr_ALO.B_bus_sel, 3, fp); 
write_bits(uCS[index].MAR.load, 1, fp);
write_bits(uCS[index].const.addr, 4, fp); 
write_bits(uCS[index].DBI.load, 1, fp);
write_bits(uCS[index].MM.select, 1, fp);
write_bits(uCS[index].MM.read, 1, fp); 
write_bits(uCS[index].MM.size.sel, 2, fp); 
write.bits(uCS[index].MM.size, 2, fp); 
write_bits(uCS[index].TCC.X_load, 1, fp); 
write_bits(uCS[index].TCC.N_load, 1, fp); 
write_bits(uCS[index].TCC.Z_load, I, fp); 
write_bits(uCS[index].TCC.V_.load, 1, fp); 
write_bits(uCS[index].TCC.C_load, 1, fp); 
write_bits(uCS[index].SR_sel, 2, fp); 
write_bits(uCS[index].Cin.data, 1, fp); 
write_bits(uCS[index].Cin.select, 1, fp); ; 
write_bits(uCS[index].mult.data_1_load, I, fp); 
write.bits(uCS[index].mult.data_2_load, 1 , fp); 
write_bits(uCS[index].shifter.inst, 3, fp); 
write.bits(uCS[index].shifter.shift.load, 1, fp); 
write.bits(uCS[index].shifter.data_load, 1, fp); 
write.bits(uCS[index].shifter.CX_load,1, fp); 
write_bits{uCS[index].feedback.load, 1, fp); 
write_bits(uCS[index].feedback.size_sel, 2 , fp); 
write.bits(uCS[index].feedback.size, 2, fp); 
write_bits(uCS[index].feedback.scale_sel, 1 , fp); 






}; ,  : \
fclose(fp);
. ................................................. ****:****-****************i***4V****.**#*********#* , //* read.MM:
/* Routine that reads the contents of the global MM array from the 7  
file called MM . The file should contain one byte 
per line. The code is sequentially put in the MM array StSiting 
at the array index indicated by the address line in the M  file.
An address line is a line that begins with the letter 'a' and is 
is followed by the HEX value of the new index. The address lines */ 












--------  --------------------------J .  11  W l l C  I J - J L C !
read_MM() 
{
FILE *fp ; /*FILE *fopen(); /*int new_index; /*int index; /*char c; /*
/*. open MM file */
fp = fopen{"MM", "r");
index = 0 ;
file pointer */
file open function */
new index to current MM element */
indeat to current MM element */
character * /
/ *  read in MM * /
while ((c = getch(fp)) ! =• EOF) {
/* look for address line */ 
if (c == 'a') {
fscanf (fp, ”% x ” , &.new_index) ; 
getch(fp);
/* clear unused MM */ 
while (index < new.index) {
MM[index] = 0; 
index++;
v: ■" :} ■
}
};
/* else read in the next MM byte */ 
else {
ungetch(c, fp);
MM[index] = read_bits(8 , fp); 
index++;
if ((c = getch(fp)) != '\n') 
ungetch(c, fp);
} 5
/* clear unused MM */ 
while (index < 65536) { 




/■*■**** * * H ► ** * #* **■***/
/* save_MM: */ 
/* Routine to save the current MM array into a file Called */ 
/* 'm m '. Each MM item is converted into a corresponding bit */ 
y* pattern and then sent to the file. When an array element has */ 
/* all zero values in it, the routine will skip the block of zero */ 
/* elements and try to find the next used block of MM. When it */ 
/* is found, the address of the MM is put in the file and the */ 
/* new block is written. */
/*  * * * * * * * ****************** ** ***************** * * * * ******* * * * * * * * ##******/
save_MM()
{





/* open MM file */ 
fp = fopen("MM", "w");
index = 0 ;
/* file pointer */
/* file open function */
/* new index to current MM element * /  
/ *  index to current MM element * /
/ *  character */
/* look through the MM array to save it in the MM file */ 
while (index < 65536) {
/♦skip zero MM elements */
While ( (index < 65536) StSt (MM[index] ** 0) ) 
index++;
/ ♦ p u t  new address line in file */ 
if (index < 65536)
fprintf(fp, "a%x\n", index);
/♦write block of nonzero elements to file */ 
while ((index < 65536) &&. (MM [index] != 0) ) { 








/* Routine that returns TRUE or FALSE depending 6 n if all fields
/* of the microinstruction are 0 or not.
■' ' "
* **** * * /
• . ------- -' — • ■ " 'r *  «*>'*«*w** w j.  c  Kf \





struct PL.type uinst; /* microinstruction */
{  ; ■ . ' ■  ■ ■ ■
int zero; ./* instruction accumulator */
zero 'S o ;
zero ■ SS zero I uinst.useq.NA;
zero = zero : uinst.useq.inst;
zero S zero uinst.useq.sap.sel;
zero SS zero : uinst.useq.CC_logic.IeveI;
zero = zero I uinst.useq.CC_sel;
zero = zero ! uinst.IR.load;
zero = zero uinst.EWR.load;
zero = ±ero uinst.op.size.load;
zero = zero ! uinst.op.size.select;
zero S zero I uinst.op.size,data;
zero S zero uinst.UIDB.sel;
zero = zero uinst.data.ALU.dest;
zero = zero I uinst.data.ALU.funct;
zero S zero I uinst.data.ALU.src;
zero S zero I uinst.data.ALU.OE;
zero S zero I uinst.data.ALU.A.bus;
zero = zero uinst.data.ALU.A.bus.sel;
zero = zero ! uinst.data.ALU.B.bus;
zero .E zero uinst.data.ALU.B.bus.sel;
zero = zero uinst.addr.ALU.dest;
zero S z ero I uinst.addr.ALU.funct;
zero = zero ! uinst.addr.ALU.src;
zero * zero Uinst.addr.ALU.OE;
zero = zero uinst.addr.ALU.A.bus;
zero = zero I uinst.addr.ALU.A.bus.sel;
zero S zero uinst.addr.ALU.B.bus;
zero = zero I uinst.addr.ALU.B.bus.sel;
zero = zero ! uinst.MAR.load;
zero S zero I uinst.const.addr;
zero = zero ! uinst.DBI.load;
zero = zero I uinst.M M .select;
zero = zero uinst.MM.read;
zero B zero ! uinst.MM.size.sel;
zero B  ■ zero I uinst.MM.size;
zero S' zero I uinst.TCC.X.load;
zero « ■'*© ro I uinst.TCC.N_Ioad;
zero S zero I uinst.TCC.Z_load;
zero S zero I uinst.TCC.V.load;
zero S zero uinst.TCC.C_load;
zero S zero I uinst.SR.sel;
zero B zero I uinst.Cin.data;
zero s' zero I uinst.Cin.select;
zero S zero I uinst.mult.data.1.load;
zero * zero I uinst.mult.data.2 .load;
zero = zero I uinst.shifter.inst;
zero S zero I uinst.shifter.shift.load;
}
zero = zero uinst
zero SE zero ! uins t
zero SS zero I uinst
zero SS zero I uinst
zero SS zero uinst
zero SS zero : uinst
zero = zero ! uinst
zero SS zero I uinst
zero = zero I uinst













/* read.bits: */ 
/* Function that reads the number of bits specified by width from */ 
/* the file pointed to by fp. The bit field is then converted into */ 






/-* width of bit field */ 
/■* file pointer */
/<* value of bit field..*/
value = 0 ;
while (width > 0 ) {
value = value « 1 ; 






/******* ******* *.*.*..*. H 
/.* write_bits:
/* Routine that converts the integer value into a string of bits
/* with length equal to width. The string is then sent to the
/* file pointed to by fp.




* /  
*  * /
/* value to be converted */ 
/* width of bit field */
/* file pointer */
/* bit mask * /
mask = 1 << width-1 ; 
while (width > 0 ) {




mask = mask >> 1 ;
--width;
} ;  '
}







/* Routine to get a character from file pointed to by fp. This
/* function works with ungetch() to simulate the ability to get








FILE *fp; /* file pointer */
{
return((bufp > 0 ) ?  buf[--bufp] : getc(fp));
}
I- ***** H
/ *  ungetch: */
/* Routine to simulate putting a character back into the file */
/* pointed to by fp. */
* * * * * * * * * * *  * * * * * * * * * /
ungetch(c, fp)
char c ; /* character to be ungotten */




/* Routine that sets or clears the breakpoint in the uCS array. */
y * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * /




option = breaks.menu() ; 
switch(option) { 
case 'a ':









^ * * * * * * * * * * * * * *  * * * * * * * * * * * * * * * * *  * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * /
/* tolower: */
/* Routine that converts a character to its lower case equivalent */




/* character t o b e  converted */




/ . / , / / .A + a ) ;
h ** * * * * /
/* INCLUDE CHANGE */
/ * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * /
#include "change.c"
. ' ■ . . . ... . . ' -■ -v : ^
/ * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  * * * * * * * * * * /
/* INCLUDE MENUS */
/ * * * * * *  * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  * * * * * * * * * * * * * * * * /
#include "menu..c"
/* .******  * * * * * * ************  ***** * * * * * ************  * * * * * * * * * * * * * * * * * * * * * * * * /
/* INCLUDE EXECUTE */











Menu.c is a file that contains all of the routines that print 
menus on the terminal and waits for the user to enter an 
option. Due to the simplicity of the code for the menu 
routines, functions will only be given a header with no 
in-depth explanations. (How do you give an in-depth 
explanation of a menu anyway?)
* /








main_menu( ) * \
{
printf(”\n\n");
p g >  £  (  ^ B B E I B B B R B S S B l C S B B R I B S S S l S B I B I I B B S B S l i B B B  B ' B  B  B  B  B B S  B B  B B  SB B  \  T l  "  )  f
printf("Main Menu\n\n");
printf(" A = = > Change the state of the host\n"); 
pfintf(" B »■> Execute 1 microinstruction\n");
printf(" C ==> Execute N microinstructionsNn");
printf(" D = = > Execute 1 target instruction\n");
printf(" E = = > Execute N target instructionsXn");
printf(" F ==> Execute target programXn"); 
printf(" G ==> Print host state\n"); 
printf(" H ==> Print target state\n"); 
printf(" I ==> Edit microcontrol store\n"); 
printf(" J = = > Edit main memory\n"); 
if (trace ** 1 )
printf{" K ==> Toggle trace mode (currently ON)\n");
else
printf(" K ==> Toggle trace mode (currently OFF)\n"); 
printf(" L '»»> Set breakpoints^" ) ; 
printf(" M ==> Set PC\n"); 




/* change., state .menu :




(  W S = =  =  S  =  = =  =  =  = 5 K S S S S S S a E a S E a  a B S B S S  =  E S S . a B B S S S B a S S S B S S B S B * \ j j \ j ^ N  J  J
printf("Change State Menu\n\n");
Printf(" A ==> Data ALUXn"); 
printf(" B ==> Address ALUXn"); 
hex(state.DBI, 8 );
printf(" C ==> Data Bus Interface (DBI) XsXn", hex_string);
hex(state.MAR, 8 );
printf(" D ■*> Memory Address Register (MAR) XsXn", hex_string); 
printf(" E ==> Target Condition Codes (TCC)Xn"); 
printf (" F =-> Operand Size Register (op_size )\n" )!; 
hex(state.PIR, 4);
printf (" 0 *= = > MicrosequencerXn");
printf(" P ■«> Current Instruction in uCSXn");
printf(" Q ==> ExitXnXn");
printf("Enter option: ");
return(get_option('q ') ) ;
hex_string); 
hex(state.IR, 4);
printf(" H **> Instruction Register (IR)




printf(" I *■> Extension Word Register (EWR) XsXn",
hex.strihg);
printf(" J ==> Multiplier Xn"); 
printf(" K ■«> Shifter Xn"); 
hex(state.feedback, 8 ); 
printf(" L ==> Feedback Register XsXn",
hex_string); 
hex(state.EAR, 2);
printf(" M ==> Effective Address Register (EAR) %s\n"
hex_string) ; 
hex(state.LIDB, 8 ); 








printf (" at = = = = = = = = = = = = = = = = = = = = = = = = = * 
printf("Data ALU Menu\n\n"); 
hex(state•data_ALU.RAM[O], 8);
JStihtf (" A ■■> RAM O (DO )
hex(state.data.ALU.RAM[1], 8 ); 
printf(" B ==> RAM 1 (D 1)
hex(state.data.ALU.RAM[2], 8 ); 
printf(" C «=> RAM 2 (D2)
hex(state.data.ALU.RAM[3 ] , 8 ); 
printf(" D ==> RAM 3 (D3)
hex(state.data.ALU.RAM[4], 8 ); 
printf(" E = = > RAM 4 (D4)
hex(state.data.ALU.RAM[5], 8 ); 
printf(" F ==> RAM 5 (D5)
hex(state.data.ALU.RAM[6 ], 8 ); 
printf(" G *=> RAM 6 (D6 )
hex(state.data.ALU.RAM[7], 8 ); 
printf(" H ==> RAM 7 (D7)
hex(state.data.ALU.RAM[8 ), 8 ); 
printf(" I »*> RAM 8 (OPERAND)
hex(state.data.ALU.RAM[9], 8 ); 
printf ( " J •■«> RAM 9 (WORK1)
hex(state.data.ALU.RAM[10], 8 ); 
printf(" K *=> RAM 10 (WORK2) 
hex(state.data.ALU.RAM[11], 8 ); 
printf(" L ==> RAM 11 (WORK3)
hex(state.data.ALU.RAM[12], 8 );
printf(" M “=> RAM 12 (WORK4) 
hex(state.data.ALU.RAM[13], 8 ); 
printf(" N ==> RAM 13 (WORKS) 
hex(state.data.ALU.RAM[14], 8 );
printf ( " 0. ■'»> RAM 14 (WORK6 )
hex(state.data.ALU.RAM[15], 8 ); 
printf(" P ==> RAM 15 (WORK7)
hex(state.data.ALU.Q , 8 ); 
printf(" Q = = > Q Reg 
printf(" R *=> Exit\n\n"); 
printf("Enter option: "); 
return(get_option('r'));
















Xs\n ", hex.string); 
Xs\n", hex.string);
/* addr.ALU.state.menu:
► * 4 * * ******** * * * 4 4*4 #4*#****/




Pirintf ( nNnXnn ) ;
priiitf ( " = = = = = = = = = = = = = * = = = « = = = = = = = «! 
printf("Address ALU MenuNnNtt"); 
hex(state.addr.ALU.RAM[O], 8 ); 
printf(" A ==> RAM O (AO)
hex(state.addr.ALU.RAM[I], 8 ); 
printf(" B ==> RAM 1 (Al)
hex(state.addr_ALU.RAM[ 2 ] , 8 ); 
printf(" C ==> RAM 2 (A2)
hex(state.addr_ALU.RAM[3], 8 ); 
printf(" D ==> RAM 3 (A3)
hex(state.addr_ALU.RAM[4], 8 ); 
printf(" E ==> r a m 4 (A4)
hex(state.addr_ALU.RAM[5], 8 ); 
printf ( " F »‘«> RAM 5 (A5)
hex(state.addr.ALU.RAM[6 ] , 8 ) ; 
printf{" G ==> RAM 6 (A6 )
hex(state.addr_ALU.RAM[7], 8 ); 
printf(" H ==> RAM 7 (A7)
hex (state, addr _Mu. RAM[8 ], 8 ); 
printf(" I »■*> RAM 8 (PC)
hex(state.addr _ALU.RAM[9], 8 ); 
printf(" J ==> RAM 9 (A7')
hex(state.addr_ALU.RAM[10], 8 ); 
printf(" K =“> RAM 10 (A7'')
hex(state.addr_ALU.RAM[11], 8 ); 
printf(" L ==> RAM 11 (DISPL) 
hex(state.addr_ALU.RAM[12], 8 ); 
printf(" M ==> RAM 12 (INDEX) 
hex(state.addr_ALU.RAM[13], 8 ); 
printf(" N ==> RAM 13 (MEM_PTR)
hex(state.addr_ALU.RAM[14], 8 ); 
printf(" O ==> RAM 14 (WORK8 )
hex(state.addr^ALU.RAM[15], 8 ); 
printf(" P ==> RAM 15 (WORK9)
hex{state.addr_ALU.Q , 8 ); 
printf(" Q ==> Q Reg
printf{" R ==> ExitNnNn");
printf("Enter option: "); 
returh(get_option('r')) ;
= = = = = = = **®« = = = = = = = = m = = \n\n'i J .
%sNn", liei.string) ; 
























printf("Current target flags:\n"); 
printf(" C = Xd Z = Xd V = Xd N =  Xd 
state.TCC.C,state.TCC.Z,state.TCC.V, 
state.TCC.N ,state.TCC.X ); 
printf("Target Condition Codes Menu\h\n") ;
printf(" A S = > Set CVn");
pr intf ( 11 B = = > Clear CVn" );
printf(" C = = > Set ZVn");
printf(" D = = > Clear ZVnH);
printf(" E = = > Set VVn");
printf(" F = = > Clear VVn" );
printf(" G = = > Set NVn");
printf(" H = = > Clear NVn" );
printf(" I = = > Set XVn");
printf(" J = = > Clear .XVn");





/******************************** * * *********** * * ******** * * * * * * * *********/ 
/* op_size_state_menu: * /
/***********************************************************************/
op_size_state_menu()
{ ' " J : ■ /. . '• "printf("\n\n");
PZlntf( MS=S = S = SSSS = SSSSSSS&SSSSSSS8SS8SaSSSSSSBSSSSSSSSSSSSSS\]]\^n } •
switch(state.op.size) {
■ case 0 :
■ printf("Current operand size * byte\n\n"); 
break; 
case I:
printf("Current operand size = word\n\n"); 
break; 
case 2 :
printf("Current operand size * long word\n\n"); 
break;
}; -
printf ( "Operand Size MenuVnVn".) ; 
printf(" A ==> ByteVn"); 
printf(" .B ==> WordVn"); 
printf(" C ==> Long WordVnVn"); 
printf("Enter option: ");
return(get.option(' c '));




P r  i  l i t  f  ( " = * = = B SB SSBBSBBS BBSS BBS
printf("Multiplier Menu\n\n"); 
hex(state.mult.data.1 , 8 ); 
printf(" A *»> Data 1
hex(state.mult.data_ 2 , 8 ); 
printf(" B =*> Data 2 
printf(” C b => Exit\n\n"); 










printf ( " ■ ** = ** = = = = BSB BS B = = = S S S s S S B S S S S S S = S = S B SB S S S B S S S B SB S = S b'\j\\n " ) J
printf("Shifter Menu\n\n"); 
hex(state.shifter.data, 8 );
printf(" A ==> Data %s\n", hex_string);
hex(state.shifter.shift, 2 );
printf { " B **>' Shift . j XsYn", hex.string) ;
printf( " C = = > C XdYn", state.shifter.C ) ;
printf(" D =*> X Xd\n", state.shifter.X );
Pr^nt^(" E ==> z ! Xd\n", state.shifter.Z ) ;
printf(" F =»> N Xd\n", state.shifter.N );
printf(" G ==> Exit\n\n"); 
printf("Enter option: "); 
return(get_option( ' g '));
} '
y* * * */
/ *  useq_state_menu: * /
useq_state_menu( )
{
int i = 0 ; 
printf("\n\n");
printf ( " = = = = = = = ss = = = =sss* = = = = = = = = = = = = = s“ = = = = = = = ==«s = “* = * = = = = = = !B!s\n\n" ) ; 
printf("Current uPC stack:\n\n"); 
while (i != state.useq.stack.top) {
hex(state.useq.stack•element[i ], 3); 
if (i == state.useq.stack.top - 1 )
printf(" TOP --> %s\n\n", hex_string);
else
printf(" %s\n", hex_string);
i + + ;
};printfC"Microsequencer Menu\n\n"); 
hex(state.useq.uPC, 3);
printf(" A ==> uPC %s\n", hex.string);
printf(" B = = > Push to StackXn");
printf(" C “=> Pop from StackXn");




/********#***#*♦■#.* + / 






: s s s s s as s ' S 5 S S S S S
(uPC
p r i n t f ( " \ n \ n " ); 
p r i n t f {"*=»===*! 
hex (uPC, 3);
printf("Microcontrol Store Menu 
hex(uCS[uPC].useq.NA, 3); 
printf(" A ==> useq.NA
printf{" B ■■> useq.inst
printf(" C = = > useq.map.sel













G = = >
H SE* >
I  « >
uCS[uPC].op.size.select); 
printf(" J ==> op.size.data
printf(" K ==> UIDB.sel
printf{" L ==> More optionsNn");
printf(" M ==> Exit\n\n");
printf("Enter option: "); 
return{get_option('m'));














/* * * H
/* uPC_inst_PL_xnenu:
uPC_inst_PL_menu()
{ ■ ■ ; v ' .
printf("\n\n");
pr intf ( "■ = **sss*ssss*i«sss»salBS«B«B***ssssss»sssBSsB*sssisssB\n\n« J ;







:■ break; . . ■




printf("COND JUMP PL\n\n"); 
break;
'. case 4:
printf("PUSH/COND LD CNTRXnXn"); 
break;
. ■ case 5 :
printf("COND JSB R/PL\n\n"); 
break; 
case 6 :
printf("COND JUMP VECT\n\n"); 
break;
. case 7:
printf("COND JUMP R/PL\n\n"); 
break;
■case ',;8
printf("REPEAT LOOP, CNTR <> 0\n\n"); 
break;
' .-case. 9.:
printf("REPEAT PL, CNTR <> 0\n\n"); 
break; 
case 1 0 :
printf("COND RTN\n\n");
' ' break; . 
case' 1 1 :
printf("COND JUMP PL AND P0P\n\n");
■'break;
case '12 : ' '




■ ■ break; ■
■ case 14:
printf("CONTXnXn");
. 'break;. ■ ■ ■
•' .case 15:
printf ("3 - WAY BRANCHXnXn"); 
break;
■; ;; _
printf("Microprogram Counter instruction MenuXnXn");
printff" A ==> JUMP ZEROXn");
printf(" B ==> COND JSB PLXn");
printff" C -=> JUMP MAPXn");
printff" D ==> COND JUMP PL\n");
printf(" E = = > PUSH/COND LD CNTRXn");
printf(" F ==> COND JSB R/PL\n");
printf(" G =-> COND JUMP VECT\n");
printf(" H ==> COND JUMP R/PL\n");
printff" I ==> REPEAT LOOP, CNTR <> 0\n");
printff" J ==> REPEAT PL, CNTR <> 0\n");
printf f " K •= = > COND RTN\n" ) ;
printff" L ««> COND JUMP PL AND POPXn");
printff" M ==> LD CNTR AND CONTXn");
printff" N TEST END LOOPXn");
printff" O ==> CONTXn");
printff" P *=> 3 - WAY BRANCHXnXn");
printf("Enter option: ");
return(get_option('p'));
/* * * * H
/*  uPC.m ap .s e l .PL .m enu:
uPC.map_sel_PL.menu()
{
printf ( ttNnNnt ) ;
P 3T X n tl f ( nBS8BBB&SSSSS8BSeSS3BS:SSSSSB8BS8SX3SBSSII
printf("Current useq.map_sel = "); 
switch (uCS [state . useq. uPC] . useq .jnap_sel) {
case 0:









printf("Microsequencer Mapping PROM MenuXnXn");
printf(" A = = > PL Next AddressXn");
printf(" B ==> EA PROMXn");




KV88BB8BS&BS NnNntt ) ;
h********/
/*  o p . s i z e . s e l . P L . m e n u : * /
/* * **********>***************************** * **************** * * ********** y
o p . s i z e . s e l . PL.menu() 
{
printf ( ttNnNnt ) ;
printf ( ” S = = = = = = = = = = = = = = SB SB = = = = = SB S= = = = = = =5 S = = = = = = SS SS B = SE S SB = = = SS = S SS SS = \ »« J •
switch (uCS[state.useq.uPC].op_size.select) { 
case 0 :
printf("Current operand size select =PLXnXn"); 
break; 
case 1 :
printf("Current operand size select = IR(7-6)\n\n"); 
break; 
case 2 :
printf("Current operand size select = 1R(10-9)\n\n"); 
break; 
case 3:
printf{"Current operand size select = IR(13-12)\n\n"); 
break;
};
printf("Operand Size Select MenuXnXn");
printf(" A = = > PLXn");
printf(" B ==> lR(7-6)\n");
printf(" C = = > IR{ 10-9)\n");




/** ****** ******* ********** ***** ****************** 
/* op_size_PL_menu:
/********************
* * * ** * * * * * ** *** ,** * * * * * * /
*/
op_size_PL_xnenu( )
{  : ' ■ ■ ■
printf("\n\n");
printf ( " = = = ■' = = = = = = ■ = = >« = = = = = = = = = = = K = = = = = = = = = = = * a =I = = * e = = = « = = = = \ n\ n " j .
switch(uCS[state.useq.uPC].op_size.data) { 
case O :
printf("Current operand size » byte\n\n"); 
break; ■
'' case 1 :
printf( "Current operand size = wordVn\n") ;
■ break;■
■ . case 2 :
printf("Current operand size ■ long word\n\n^); 
break;
} ;
printf("Operand Size MenuNnNn"); 
printf(" A f?> ByteNn");
printf(" B ==> WordNn");
printf!" C ==> Long WordNnNn");
printf("Enter option: "); 
return(get_option('c'));
/******* ** * * **************** * * ##«««*««««*4««*«#«#««# ** * * * * * * * * ********** /
/ *  UIDB_sel_menu: */
*/
:==E* = = = = = = ==\n\n" ) ;
UIDB_sel_menu()
{ ' - -
-printf'{ "\n\n" ) ;
pr intf ( 11 S = = S S S S = SE S S S S S SE B B SB S B S S S S SS S SB S S SE S S S S XS S SS B
switch(uCS[state.useq.uPC].UIDB_sel) {
.. case O :
printf("Current UXDB device * No device selected\n\n"); 
break; 
case 1 :
printf("Current UIDB device a DBI\n\n"); 
break; 
case 2 :
printf("Current UIDB device * Constants PROM\n\n"); 
break; 
case .3 :
printf("Current UIDB device = op.size offset PROM\n\n"); 
. -break'; . 
case 4 :
printf("Current UIDB device = Target SR\n\n");
".break;
;. 'Case 5-:
printf("Current UIDB device * EWR bits 7-0\n\n"); 
break;
case 6 : -
printf("Current UIDB device = Feedback latch\n\n"); 
break;
. .case 7 :
printf("Current UIDB device * Shifter\n\n"); 
break;
- case 8:’ -
printf("Current UIDB device = Lower mult. result\n\n"); 
break;
' case 9:
printf ( "Current UIDB device ** Upper mult. result\n\n" ) ; 
■ .break;
case 1 0 :
printf("Current UIDB device = EWR bits 15-0\n\n"); 
break.; 
case 1 1 :
printf("Current UIDB device = IR bits 11-9\n\n");
. break; ' 
case 1 2 :
printf("Current UIDB device = IR bits 7-0\n\n"); 
break;
}; -
printf("UIDB Device Select MenuNnNn");
printf(" A = = > No deviceXn");
printf(" B = = > DBI\n");
printf(" C = = > Constants PROM\n");
printf(" P = = > op_size offset PROMNn");
printf{" E SS> Target SR\n");
printf(" F as = > EWR bits 7-0\n");
printf(" G = = > Feedback latchNn");
printf(" H ss> ShifterNn");
printf( " I SS> Lower multiplier resultNn");
printf(" J = as> Upper multiplier resultNn");
printf(" K sss> EWR bits 15-ONn");printf{" L = = > IR bits 11-9NnNn"); ,
printfI" M = = > IR bits 7-ONn");
printf("Enter option: "); 
return(get_option('m'));
/*** * * * * * *//* uCS_menu2 : */








printf("Microcontrol Store Menu (uPC * Xs)\n\n", IiexiiString) ; 
printf{" A ==> data.ALU inst ");
printf(nXx ", uCS[uPC].data_ALU.dest); 
printf(nXx ", uCS[uPC].data_ALU.funct); 
printf("Xx\n", uCS[uPC].data.ALU.src ) ; 
printf(" B ==> data.ALU.OE XxXn",
uCS[uPC].data.ALU.OE);
printf(" C ==> data.ALU.A_bus XxXnn,
uCS[uPC].data.ALU.A.bus); 
printf(" D ==> data.ALU.A.bus.sel XxXn", 
uCS[uPC].data.ALU.A_bus_sel); 
printf{" E ==> data.ALU.B.bus XxXn",
uCS[uPC].data.ALU.B_bus); 
printf ( " F = = > data.ALU.B.bus.sel XxXn"'', 
uCS[uPC].data_ALU.B_bus_sel); 
printf(" G ==> addr.ALU inst ");
printf(nXx ", uCS[uPC].addr_ALU.dest); 
printf(nXx ", uCS[uPC].addr.ALU.funct); 
printf("XxXn", uCS[uPC].addr.ALU.src); 
printf(" H ==> addr.ALU.OE XxXn",
uCS[uPC].addr.ALU.OE);
printf ( " I = = > addr.ALU. A .bus 'XxXn",..'
uCS[uPC].addr.ALU.A.bus); 
printf(" J **> addr.ALU.A.bus.sel XxXn", 
uCS[uPC].addr.ALU.A.bus.sel); 
printf(" K ==> addr.ALU.B.bus XxXn",
uCS[uPC].addr.ALU.B.bus); 
printf(" L ==> addr.ALU.B.bus.sel XxXn", 
uCS[uPC].addr.ALU.B.bus.sel);
printfC" M *=> MAR.load " XxXn", uCS[uPC].MAR.load);
hex(uCS(uPC].const.addr, 2);
printf(" N ==> const.addr XsXhn, hex.string);
printf(" 0 ==> More optionsXn");
printf(" P ==> ExitXnXn");
printf("Enter option: ");
return(get.option('p'));
/* #•*■#**#**** # # *':* * '# *
/* addr_data_AHJ_inst_PL_menu:
addr_data_ALU_inst_PL_inenu( s )
char *s; / *  option string */.
{ . ■ ; ■
printf("NnXn");
printf ( "  =  =  s l s  =  m  =  =  e  =  =  : s s s ^ *  =  =  m - - _ _ _ X 3 SI_ _  =  s _ a ^ _ st = _ isf. _ _ ^ _ ss_ & _ _  =  =  si_,^ft̂ n n  J .
printf("%s ALO Instruction Menu\n\h", s);
printf(" A =»> Change sourcesXn");
printf(" B ==> Change function\n");
printf■'(" C ;*■> Change destination^");
printf(" D »=> Enter hex instructionXn");
printf{" E ==> Exit\n\n");
printf("Enter option: ");
return(get_option('e'));
} ' . . .  .





/* option string */




if (*s == 'a ')
source = uCS[state.useq.uPC].addr.ALU.src;
. else
source * uCS[state.useq.uPC].data_ALU.src; 
switch (source) { 
case 0 :
printf("Current source = AQXnXn"); 
break?; 
case 1 :
printf("Current source = AB\n\n"); 
break; 
case 2 :
printf("Current source = ZQ\n\n"); 
break; 
case 3: ■
printf("Current source = ZB\n\n"); 
break; 
case 4:
printf("Current source = ZA\n\n"); 
break; ■ 
case" 5:
printf("Current source = DA\n\n");
■ break;
- case 6
printf("Current source "DQXnNn"); 
break;
■ case 7:
printf("Current source " DZ\n\n");
' . break; ■
};
printf("%s ALU Source MenuXnXn", s);
'""""-XnXn");
printf(" A = = > AQ\n”);
printf(" B = = > ABXnn);
printf(" C = = > ZOXnn);
printf(" D = = > ZBXnn);
printf(" E = = > ZAXnn);
printf(" F = = > DAXnn);
printf(" G - = > DQXnn);
printf(" H = = > DZXhXnn
printf("Enter option: " y ; 
return(get_option('h'));
/******** # ******** * * * * ***** ***** *:** * ** * ****** * ****** * * * * * * * * * * ********* * y
/ *  addr.data^ALU.funct.PL.menu: */
/** * * * * * * * *  * * ** * * * * * * ** * * * * * * * * * *  * * * * * * * * * *  * * * * * ** * * * * * * * * *  * * * * * * * * * * * * *y




/* option string */
int funct; /* instruction function */
printf("\n\n");
' printf ( " = = = « = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = =:= = =; = === = = = = = = = ==\n\n" ) ; 
if ( *s = = 'A' )
funct * uCS [state.useq.uPC].addf_ALU;funct;
«ls
funct * uCS[state.useq.uPC].data.ALU.funct; 
switch (funct) { 
nshe 0 :
printf("Current function * ADDVhXh");
bfeak;
case 1 :
printf ( "Current function * SUBRXhXn":) ;
' break;
case' 2:
printf("Current function =.' SUBSXnXn");
■ break; 
cahe 3:
prihtfj( "Current function = ORXnXn");
■ break; 
case 4:
printf("Current function = ANDXnXn"); 
break; 
case 5:
printf("Current function * NOTRSXnXh"); 
■ -/-• ' break;
case 6 :
printf("Current function = EXORXnXn")? 
break; . 
case 7:
printf("Current function =EXNORXnXn"); 
■ break;
}; . -
printf("%s ALU Function MenuXnXn", s ); 
printf(" A ==> ADDXn");
printf(" B ==> SUBRXn");
printf(" C ==> SUBSXn");
printf(" D ==> ORXn");
printf(" E ==> ANDXn");
printf(" F ==> NOTRSXn");
pfihtf(" G *=> EXORXn");
printf(" H ==> EXNORXnXn");
printf("Enter option: "); 
return(get_option('h'));
/* addr_data.ALU_dest_PL.menu: * /
y * ** * ******** * ** * ***************** * * * * * *************************** * * * * * * /
addr.data.ALU.dest.PL.xnenu ( s )
char *s; /* option string */
{ . / V/ : V ‘ . ' ■■' .. ■ v 'V /int dest; ■■/* instruction destination */
printf ("XnNn" ) ; 
pr intf ( m SS = = S = S = S = =SS = ** issssssss s.s-s: ssssssssssssssssa
dest « uCS[state.useq.uPC].addr_ALU.dest;
sNnNn");
if {*s == / a ')
else
dest ■ uCS[state.useq.uPC].data_ALU.dest; 
switch {dest) { 
case 0 :
printf("Current destination = QREGNnNn"); 
break;
: case 1 :
printf("Current destination = NOPNnNh"); 
break; .
-.v'^'-'Case 2 :
printf ( "Current destination = RAMANnYn" ).; 
break; - 
case 3: ■
printf("Current destination « RAMFNnNn");
- break; . 
case 4 :
printf("Current destination - RAMQDNnNn"); 
break; . 
case 5: :
printf("Current destination = RAMDNnNn"); 
break; 
case 6 :
printf("Current destination = RAMQUNhNn"); 
break;
: case 7:
printf("Current destination = RAMUNnNn"); 
break;: ■
}; . ■ ; • "■ :
printf("%s ALU Destination MenuNnNn", s);
printf(" A ==> QREGNn");
printf(" B ==> NOPNn");
printf(" C *=> RAMANn");
printf(" D ==> RAMFNn");
printf(" E ==> RAMQDNn");
printf(" F =*> RAMDNn");
printf(" G ==> RAMQUNn");
printf(" H ==> RAMUNnNn");
printf ( "Enter option: ");
return(get_option('h'));
t**e**t *******##**##•* * * **** * ***** * * * * * ***** ***** /
/* A_B_bus_sel_PL_menu: " */
/ * * ** * * * * * * * * * * * * * * * * * * * * * * * * * * *  ******** * *,* * * *. * * * ** ***** *** * * * ******** * *y
A_B_bus_sel_BL_menu(ALU,bus)
char *ALU; /* ALU option string */
char bus; /* bus option character • */
{
int bus.sel; /* temp bus selection */ V
printf("\n\n");
printf ( ,,«5 S = = = = = = = = = = = * = = = = = = ==- = = = * = = = = = = x=,,.=t̂ »?f *s = f!s»a = ̂,5 = ̂ \n.\v„ !. ) . 
if ( (*ALU =S ’a ') LSl (bus -= 'a '))
bus.sel = uCS[state.useq.uPC].addr_ALU.A_bus_sel; 
else if ( (*ALU == 'a ' ) SlSl (bus =* 'b ' ) )
bus.sel - uCS[state.useq.uPC].addr_ALU.R_bhe.sel; 
else if ( (*ALU = = 'd ') SlSl (bus == 'a ' ) )
bus_sel = uCS[state.useq.uPC].data_ALU.A_bhs.sel;
else if ( (*ALU == 'd ' ) SlSl (bus == 'b ' ) )
bus.sel = uCS[state.useq.uPC].data.ALU.B_bus_sel;
switch (bus.sel) { 
case 0 :
























printf("Current %s_ALU.Xc.bhs.sel ■ EAR (2-0)\n\n",
ALU, bus);
break;
■ -■ case 7:




printf("Xs ALU Xe Bus Select MenuXnXn", ALU, bus);
printf( " A = = > PLXn");
printf(" B ==> IR (2-0)\n");
printf( " C = = > IR (8-6 )\n");
printf(" D »*> IR ( 11-9)\n");
printf(" E ==> IR ( 14-12 )\n" ) ■;
printf(" F ==> EWR (14-12)\n");
printf(" G ==> EAR (2-0)\n\n");
printf(" H ==> EWR (2-0)\n\n");
printf("Enter option: ");
return(get_option('h'));
/* uCS_menu3: *//***#* * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  * * * * * * * * * * * * * * * *  * * * * * ***** * * * * * ***** */
uCS.menu3()
r V v-:-. V- ...■ . V-int uPC; '
UPC = state.useq.uPC; 
printf("\n\n");j f ( "'= = = = = = = = = = = = = = = = = = s: = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = = \ » J •
hex (uPC, 3);
printf("Microcontrol Store Menu (uPC *'Xs)\n\n", hex_string);
printf(" A = = > DBI.load %x\n", uCS[uPC].DBI.load);
printf(" B = = > MM.select XxXn", uCS[uPC].MM.select);
printf(" C = => MM.read XxXn", uCS[uPC].MM.read);
printf(" D ass> MM.size.sel XxXn", uCS[uPC].MM.size.sel)
printf(" £ = = > MM.size XxXn", uCS[uPC].MM.size);
printf(" F = = > TCC.X_load XxXn", uCS[uPC].TCC.X_load) ;
printf(" G = = > TCC.N_load XxXn", uCS[uPC].TCC.N_load);
printf(M H = = > TCC.Z_load XxXnrt, uCS[uPC].TCC.Z_load) ;
printf(" I = s> TCC.V_load XxXn", uCS[uPC].TCC.V_load) ;
printf(" J = = > TCC.C_load XxXn", uCS[uPC].TCC.C_load) ;
printf(" K = = > SR_sel XxXn", uCS[uPC].SR.sel) ;
printf(" L SS = > Cin.data XxXn", uCS[uPC].Cin.data) ;
printf(" M = = > Cin.select XxXn", uCS[uPC].Cin.select) ;
printf(" N ■*> More options\n");
printf(" O ==> .ExitXnXn");'
printf ( "Enter option:..."); 
return(get_option( ' o ' ) ) ;
/************************************ *.**.* * ** * ** * ** ******** * * * * *. * *** *****/ 
/ *  MM_size_sel_PL_menu: * /
/  ************** ********«****.***********<(*.* ********* ***** * *,*******.******.*/
MM_size_sel_PL_menu()
{ ' _  ' ; . . ' :
printf("\n\n");
pr i  ntf ( " == = = s  s  = = = s  s  s  s  a  = = = = = = = = = = = S s s s  = = = = = = = = = = = = S = * = s  S S SS S S s  \  n \ n  " J j
switch (uCS[state.useq.uPC].MM.size_sel) {
■ ■ case O :
printf ( "Current MM_size_sel «* PL\n\n" ) ; 
break; 
case 1 :
printf("Current MM_size_sel = op.size regXnXn");
. 'break; ■ 
case 2 :
printf("Current MM_size_sel ■ EWR(1-0)\n\n"); 
break;
■ case 3:
printf("Current M M _ s i z e _ s e l EWR(5-4jXnXn");
: break;
printf("MM Size Select MenuXnXn"); 
printf( " A = = > PLXn"); 
printf( " B = = > op_size regXn"); 
printf)" C EWR(I-O)Xn");
printf(" D ==> EWR(5-4)\n\n");





/********* * *** ** * * * *****************************************************/
MM_size_PL_menu()
{ ^ \ -
printf("\n\n");
printf(M===================:==================================\n\n");
switch (uCS[state.useq.uPC].MM.size) { 
case 0 :
printf("Current MM_size = ByteXnXn"); 
break; 
case 1 :
printf{"Current MM.size * WordXnXn");
;v; break; 
case 2 :
printf("Current MM.size = Long WordXnXn");
' . break;
} ,  ^
printf("MM Size MenuXnXn");
printf(" A ■■> ByteXn");
printf(" B *“> WordXn");
printf{" C *“> Long WordXnXn"); 
printf("Enter option: "); 
return(get_option('c' )) ;
}






Pr ln t f  ( "=S = = = * = = = = = = * = = = = = = = = = = = = = = = *1* = = = = = = = = * B S B
switch (uCS[state.useq.uPC].SR_sel) {
case O :
printf("Current SR_sel = Data ALUXnXn"); 
break;
■ - case 1 :
printf("Current SR.sel = UIDB\n\n");
■' -break;
■' case 2 :
printf("Current SR_sel * Shifter\n\n"); 
break;
■ cafe 3 :
printf("Current SR_sel = Address ALUXnXn"); 
break;
} '
printf("SR Select Menu\n\n"); 
printf(" A ==> Data ALU\n");
printf(" B ==> UIDBXn");
printf(" C ==> ShifterXn");




/ * * ******** * * * * *************************** * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * /  
/ *  Ciil^sel.PL-menu: */




P r i n t f ( " = = == =B= = = B= = BB= S = « BBB* = BBBBS BBBBBBBBB BBBBBBBBBS BBBBBB \ n \ n n ) ;
switch (uCS[state.useq.uPC].Cin.select) { 
case 0 : .
printf("Current Cin.select * PLXnXn"); 
break;
. cafe- 1 :
printf("Current Cin.select * Status registerXnXn"); 
break;
}
printf (-"Cin Select MenuXnNn" ) ; 
printf ( " A = = > PLXn'') ; 
printf(" B ==> Status registerXnXn"); 




/* uCS_menu4: * 4 ^




uPC = state.useq.uPC; 
printf("\n\n");
printf ( " *« = = = = ======»= S = S s sss ssas =Ss s s s Sk = = = = S = = Z = BK = = = = = a'i iss.\ jj\It' ) j
hex (UPC, 3 ) ;
printf{"Microcontrol Store Menu (uPC = % s )\n\h", hSx.Stfinf) ; 
printf ( ” A “=> mult.data.1.load %x\ii",
UCS[uPC].mult.data.1.load); 
printf(” B **> mult.data_2_load %x\n”,
UCS[uPC] .mult.data_2_load); 
printf(" C =*> shifter.inst %x\n",
UCS[UPC].shifter.inst);
printf (" D = = >• shif ter . shif t_load %x\n",
UCS[uPC].shifter.shift_load); 
printf(" E ==> shifter.data.load %x\n",
uCS[UPC].Ihifter.data.load)5 
printf(" F ■»> shifter.CX.load %x\n";
 ̂ uCS[uPC].ihifter.CX_lbad); 
printf(" G .■*> feedback.load %x\h",
uCS[uPC].feedback.load); 
printf(" H ==> feedback.size.sel %x\n",
UCS[uPC].feedback.size.sel); 
p r i n t f I  ■*>' feedback', size %x\n",
uCS[uPC].feedback.size); 
printf(" J ■*> feedback.scale.sel %x\n",
uCS[uPC].feedback.scale.sel); 
printf(" K *=> EAR.load %x\n",
uCS[UPC].EAR.load);
printf(" L *=> EAR.select %x\n",
uCS[uPC].EAR.select);
printf(" M ==> data.ALU.mask %x\n",
uCS[uPC].data.ALU.mask); 
printf(" N ■**> More optionsXn");






p 2̂ i n t f ( M = = sssssrssssss = ss = ssssssssssss s = = s: sss = = ssss =
switch (uCS[state.useq.uPC].shifter.inst) {
case O :
printf("Current shifter.inst = ASRXnXn"); 
break; 
case 1 :
printf ( "Current shif ter. inst =ASLXnXn"); 
break;
1 case 2 :
printf{"Current shifter.inst = LSRXnXn"); 
break; 
case 3:
printf{"Current shifter.inst = LSLXnXn"); 
break; 
case 4 :
printf("Current shifter.inst = ROXRXnXn"); 
break; 
case 5:
printf("Current shifter.inst ® ROXLXnXn"); 
break; 
case 6 :
printf("Current shifter.inst = RORXnXn"); 
break; 
case 7:
printf("Current shifter.inst =ROLXnXn"); 
break;
‘ > ■■ ■
printf("Shifter Instruction MenuXnXn");
/* s h i f t e r _ i n s t _ P L _ m e n u :
printf(" A S = > ASRXn" );
printf(" B = = > ASLXn");
printf(" C = = > LSRXn");
printf(" D = = > LSLXn");
printf(" E = s=> ROXRXn ");
printf(" F = = > ROXLXn ");
printf(" G = = > RORXn" );






{ ■ ' : / ' : ; '
printf("XnXn");
Printf ( "asssaaaBBsaaBsaBsasaBsssBBSsBBSESsBBBSsssEsssSEsasssx^^jjit J j
switch (uCS[state.useq.uPC]. feedback.size.sel) { 
case O :
printf{"Current size.sel = PLXnXn"); 
break; 
case 1 :
printf("Current size.sel * op_size\n\n"); 
break; 
case 2 :
printf("Current size.sel = EWR bit 11\n\n"); 
break;
}
p r i n t f ( " F e e d b a c k  Sign Extension Size Selector HehuVnXn");
printf{" A = = > PLXn");
printf(" B ==> op.sizeXn");
printf ( " C = = > EWR bit HXnXn");'
printf("Enter option: ");
return!get_option( ' c '));
********** * * * */
/* feedback.size.PL.menu: */
f eedbaek_size_PL_inenu( )
{ v; :: ^
printf("\n\n");
Printf ( "SBSSBBBBBBBaBBSaEBSBaBEBBSBBSSBBBBaBBBBBBBSBSESSEBBSS'y^n" ) J
switch (UCS[state.useq.UPC].feedback.size) { 
case 0 :
printf("Current size * ByteXnXn"); 
break; 
case 1 :
printf("Current size = WordXnXn"); 
break;
- case 2 :
printf{"Current size = Long wordXnXn"); 
break;
} ;
printf("Feedback Size Selector MenuXnXn");
printf(" A *=> ByteXn");
printf(" B *=> WordXn");
printf(" C ==> Long wordXnXn");
printf("Enter option: ");
return!get_option( ' c '));
} V
/* breaks.menu: 4 * /
******* * ******************* ** ********/
b r e a k s . m e n u ( )
{
p r i n t f ( " \ n \ n ” ) ;
P r i n t f { N a S S a S B B S B S S S S S S S B S S S S 8 S S 8 S S B S S S S S S S S B B S S B B B S B S 8 B B 8 X S B \ ^ \ ^ n J •
p r i n t f ( " B r e a k p o i n t  m e n u \ n \ n ” ) ;
p r i n t f ( "  A ~  =  >  S e t  t h e  b r e a k p o i n t s "  )  ;
p r i n t f ( "  B =  =  >  C l e a r  t h e  b r e a k p o i n t \ n \ n ” ) ;
p r i n t f ( " E n t e r  o p t i o n :  ” ) ;
r e t u r n ( g e t . o p t i o n { '  b '  )  )  ;
} '■*. ’ ■ = •
/ *  get.option: */ 
/* Function that gets a menu choice from STDIN and returns it. If */ 
/* the user selects a menu option that has an ascii value less than */ 
/* 'a' or more than limit, then the routine will wait for another */ 





/* character limit for user response */ 
/* user option selection */
do {
ch = getchar(); 
ch * tolower(ch);
} while ((ch < 'a') !! (limit < ch));
while (getchar() != '\n')
return(ch);
/* hex: */ 
/* Routine that takes the integer i and converts it to a hex */ 
/* string with j hex digits. The string is returned in the */ 
/* global variable hex.string. */
hex(i , j) 
int i ; 
irit j;
{
char s [10].; /* string array */
hex_string[0] ■ ' ';




/* integer to convert to hex */ 
/* maximum number of bytes */
}
/* change, c . *'/
/* */ 
/* Change.c is a set of functions that are responsible for */
/*; changing the state of the host. All routines follow the same */
/* format - they call a routine that prints a menu and gets the */
/* user's option selection, and then go into a switch statement */
/* that executes the option. Due to this 'cut and dried' */
/* algorithm used by almost all of the below procedures, putting */
/* descriptive function headers on each function w:ould he tfdipns */
/* to the programmer and useless to the person browsing over the */
/* program on a leisurely Sunday afternoon. Thus, only */ ■
/ *  procedures that warrant special attention will have function */
/* headers. */
/* . ; */ 
/* NOTE: It may be helpful for anyone looking pyfr this portion */
/* of code to have a copy of the menu routines close by. */
/* This will let you see what each option in the below */
/* switch statement does. */
/***■»***•» ***************************** ***********^*** * * * * * * * * * ********** /
/************** * * * ********************* * * * * * * ************************ * * * /  
/ *  change_state: */
/*********************************** ********** * * * ** *********** * * **♦♦****/
change.state( )
char option; /* user option */
do {















printf("New MAR.data * "); 




















printf("New EWR = " ) ; 
scanf("%x", Estate.EWR) ; 
break;
.; case ' j' : " ■
change_state_mult( );
. break;'

























} while (option != 'q');





/* RAM array index */ 
/* user option */
do {
option * data_ALU_state_menu(); 
switch (option) {







■ - /■ case 'h'
V-- ; ■ ■ case 'i'
case / i /I
case 'k'
'V ; ; case 'I'
case / fm
■ V- :: : , ; case / / n
case 'o'
- ;. ■ s: ■ case / / P
V V.; : : ' ' ■i = option - a ; 
printf("\n\n"); 
printf("New RAM %& = ", i); 
scanf("%x", Rstate.data^ALU.RAM[ i ]); 
break; 
case 'q ' :
printf("\n\n");
printf("New Q REG = ");
scanf("%x", Estate.data_ALU.Q );
break;
} while (option != ) ;
/* change.state.addr_ALU: */
/ * * * * , * * * * * * * * * , * * * * * * * * * * * * * *  * * * * * . * . * * * * * * * * * * . * * . * * * . ^ . * ^ * , :* * :* , ; * . * ; * * : * * * * :#:* #  # * *  #;# y





/* RAM array index */ 
/* user option */
do {
option * addr.ALU.state.roenu();
switch (option) {/ /case a 
case b 
case 'c'
' '  -i *case d / /case e
case f / /case g 
case h 
case 'i 
case ' j' 
case Ie 








i = option - 'a';
printf("\n\n");
printf("New RAM %d
scanf(" % x ” , Estate.addr.ALU,RAM[i j);
break;/ /■ q :
printf("\n\n");




} while (option != r );
• *********** ****1
/* change.state.TCC: h * * * * -* *********** /
change.state.TCC()
{ ■■ ■ .vVchar option; /* user option */
do {
option * TCC_state_menu(); 
switch (option) {
case / / a :
state.TCC.C = 1 ;
break;
case b
state.TCC. C « o;’ ' ' " - break;
case / / c :
■V . state.TCC.Z SE 1 ;
' "V ■' J- ' break;case / - / d :
state.TCC.Z o;
. ; v. break;
case 'e' :
vv' . ; ,' ;; state.TCC.V = 1 ;
break;
case 'f':
state.TCC.V S ° ;
break;
case 0 0 <3 '
state.TCC .N S 1 ;
break;
case h :
state.TCC . N SS ,0 ;
• v. - break;
case ' i ' :
state.TCC . X SE 'v>;
- ’ break;
case D :
state.TCC.X = 0 ;
break;
- }; ■
} while (option != 'k');
> ' v -VV --V-V V
/* change.state.op.size:/**i*****««#<H




char option; /* user option */
option = op.size.state.menu(); 
switch (option) { 
case ' a ' :
state.op_size = 0; 
break; 
case 'b':
state.op_size = 1; 
break; 
case 'c ':




► * * * * * 4 * * * * * * - i
/* change_state_mult: */
/ * * * * * * * * * * * * * * * * * * * * * * * * # * # * # * * ##H(.# # # # # # # # # # # # # < # # # # # # < # # ^ ^  + # < # # # # 4 # ^ # # ^
change.state.mult()
{
char option; /* user option */
do {
option = mult_state_menu();
switch (option) { 
case 'a':
ptintf("\n\n"); 
printf("New Data 1 * "); 
soanfC'Xx", Estate . mult. data_ I) ; 
break; 
case ' b ' :
printf("\n\n");




} while (option != 'c*);
>
/ *  c h a n g e _ s t a t e _ s h i f t e r :
change.state.shifter()
{
char option; /* user option */
do {
option = shifter_state_menu();
switch (option) { 
case 'a ' :
printf("\n\n"); 





printf("New Shift = "); 
scanf(n%xn, Estate.shifter.shift); 
break; 
case ' c' :
printf ( nVnVnlt ) ; 
printf(nNew C Register = n); 
scanf(n%xn, Estate.shifter.C ); 
break; 
case ' d ' :
printf ( nVnVntl ) ; 
printf ( nNew X Register - 1 ) ; 




printf(nNew Z Register ■=.”); 
scanf(n%xn, Estate.shifter.Z ); 
break; 
case 'f ' :
printf ( llVnVnn ) ; 
printf (nNew N Register = 1 ) ; 
scanf ( no/oXn , Estate.shifter.N ); 
break;
};
} while (option != 'g');
}
/************* ♦'**■* * * * * ************ * * * * * * * * ******** :*r**'*̂ ."** * i * ̂ * V* %:k * * * * ■» * / 
/* change.state.useq: * y
/  * ^  * * * * * * * * * * * * * * * * * * * * * * * * * *  ^ * * ^  ̂* ^  ̂ ^ ^  ^ ^  ^ ^ *^***i*i%**/
change.state.useq()
{ " . . ; '
int top; /* stack top pbiiitli
char option; /* user option */
do {
option = useq.state.menu(); 
switch (option) { 
case 'a':
printf("\n\n"); 





printf("Stack data = "); 
top = State.useq.stack.top; 




; ' ■ M s e
scanf ( "%x" , Estate,useq.Stack.MeroShtttop-I ]);
' .break; - 
‘ case ' c ' :




} while (option != 'd');
}





/♦microprogram counter */ 
/* user option */
u P C =  state.useq.uPC; 
do {
option = uCS.menul(); 
switch (option) {
case 'a ' :
printf("\n\n"); 











printf("New useq.CC_logic.IeveI = "); 




printf("New useq.CC.sel = "); 
scanf("%x", &uCS[uPC].useq.CC.sel); 
break; 
case ' f ' :
printf("\n\n"); 










printf("New op.size.load = "); 
scanf("%x", &uCS[uPC].op.size.load); 
break;







change.UIDB.sel ( ) ;
■ ■ break;
}
case ' I ' :
change_uCS2(); 
option = 'in' ; 
break;
} ;
} while (option != 'm');
/******#**fff **'**♦ t>***-***#»***#e**#***'*-*#:***#***##*e**i4i** 4
/* change_PL_uPC_inst: */
/*********************************** * **** * *** * * * * * * * * * * * * * * * * ** * * * * * W * * * y
change_PL_uPC_inst()
{ ;  ' '■ \  ■ .
char option; /* user option */
option = uPC_inst_PL_menu(); 
switch (option) {
case t /a :
case 'b' :
case ' c ' :
case 'd' :
f tcase e :
case ' f ' :
case / / g ■:
case 'h' :
case ' i ' :
case / . /3 :
case k :
case I :
case / / m :
case / / n :
case / / o :
case / /P :








char option; /* user option */
option » uPC.map.sel.PL.menu();
switch (option) { 
case 'a': 
case b : 
case 'c ': 
case d :










char option; /* user option */
option = op.size.sel.PL.menu{); 
switch (option) {










/********** ********* * '*:•*•*• * * *.*'* ********** ** #-<#**» *~*. **** ■* *•*•**•.*,#:* •#>• * * *• ̂ , **: *** ** * /
/* change.PL.op.size: * /
/****************************************** * ***** ****** ***** ** ******: * * * * /
change.PL.op.size()
{ V
char option; /* user option */
option = op.size^PL_menu(); 
switch (option) {
. case ' a ': .
uCS[state.useq.uPC].op.size.data = 0 ; 
break ; 




uGS[ state . useq. uPG ] . op.saze. data = 2;
; break;.
} -
/****** * * * * * * ********************* * ** * * * * * * * * * * * * * * * * * * * * * ** ****** * * * * * * /
/* chahge.UIDB.se!: */
/ * * * * * * * * * * * * * * * *  ** *■*• * * * * * * * * * * * * * * * * * * *  * * * * * * * *  * * * * * * * * * * * * * * * * * * *  * * * ** /
change.UIDB.Sel()
{ ,
char option; /* user option */




ease ' c' :
case 'd':
case / / e :
case f :
case / / g :
case 'h' :
case 'i':













/* microprogram counter */ 
/* user option */
uPC = state.useq.uPC; 
do {




















printf ("New data.ALU.B.bus «•."); 
scanf("%x", &uCS[uPC].data.ALU.B.bus); 
break; 
case ' f ' i







printf("New addr.ALU.OE = "); 




printf("New addr.ALU.A.bus * "); 
scanf ("%x", &.UCS [uPC ] . addr.ALU. A.bus ) ; 
break; 
case 'j':




printf("New addr.ALU.B_bus * "); 












printf("New const.addr * ");
scanf ( ” % x ” , AuCS [ uPC ] . const.addr ) ;
break;
■ case * o ':
change_uCS3(); 
option ■ 'p'; 
break;
>; , .} while (option != 'p');
> .
/*************#***#********************* # ************* * ************ # # # ̂ ̂ ̂ 
/ *  change_PL_A_B_bus_sel: *//***********************************************************************/ 
change_PL_A_B_bus_sel(ALU, bus)
char *ALU; /* option string */
char bus; /* option character * /
{
char option; /* user option */
option = A_B_bus_sel_PL_menu(ALU, bus);




■ case 'd': 
case 'e ': 
case 'f ': 
case ' g ': 
case 'h':
if ( (*ALU ** 'D' ) AS. (bus *= 'a ') )
uts[state.useq.uPC].data.ALU.A_bus_sel =
option - 'a';
else if ((*ALU =* 'd ') AA (bus == 'B'))
uCS[state.useq.uPC].data.ALU.B_bus_sel *
option - 'a';
else if ((*ALU *= 'A') AA (bus == 'a '))
uCS[state.useq.uPC].addr_ALU.A_bus_sel *
option - 'a';




} ;  ■
}
/* change_PL.addr_data.ALU.inst: *./Z**************** ****** *************** ****************** * * * * ** **********/
change.PL.addr.data.ALU.inst(s )
char *s; /* option string */
{
char option; /* user option */
do {
option - addr.data.ALU.inst.PL_menu(s ); 







■;/ case ' c ' :
change_PL.addr.data.ALU.dest(s );
. . ; break;
case d :
printf("\n\n");
printf("Hex instruction (Dest Funct Src) = "); 
if (*s == 'd ')
scanf ( "%x Xx Xx".,
&.UCS [ state . useq . uPC ] . data_ALU. dest, 
SiUCS [ state .useq .uPC ] . data_ALU. f unct, 
&uCS[state.useq.uPC].data_ALU.src);
■ else-’ ■
scanf ("Xx Xx Xx".,.
&.uCS [ state . useq. uPC ] . addr_ALU . dest, 
&.UCS [ state . useq . uPC ] . addr_ALU. funct, 
&.uCS [ state . useq. uPC ] . addr_ALU. src ) ;
break;
}; .
} while ((option != 'd') && (option !* ' e ' ) ) ;
>
*/* * * * /
change.PL_addr.data_ALU_src ( s )
char *s; /* option string */
{
char option; /* user option */
option = addr_data_ALU_src_PL_menu(s );
switch (option) { 
case 'a' : 
case 'b': 
case 'c ': 
case 'd' : 
case ' e '  : 
case ' f ' : 
case 'g ': 
case 'h' :














char *s; /* option string */
{
char option; /* user option */
option = addr.data.ALU.funct.PL.menu(s ); 
switch (option) { 
case 'a ': 
case b : 
case 'c ': 
case d : 
case 'e ': 
case ' f ' : 
case 'g': 
case h :













char *s; /* option string */
{
char option; /* user option */
Option * addr_data.ALU.dest.PL.menu(s );
switch (option) {/ /case a :
case b :
case 'c ':/ _ /case d :/ /case e :
case f :/ /case g :
case 'h':
if (*s == 'A ')
uCS[state.useq.uPC].addr.ALU.dest =
option - ' a ' ;
else
uCS[state.useq.uPC].data.ALU.dest *
option - ' a ';
break;
}
/*** * * ***** ****** * * * *********** ***** ***** *****************************•« / 
/* change_uCS3: */





uPC = state.useq.uPC; 
do {
option * uCS_menu3{); 
switch (option) { 
case 'a':
Printf(nXnXnn); 










printf("New MM.read ■ "); 
scanf ( "Xx", S.uCS[uPC] .MM.read) ; 
break; 








printf("New TGC.X.load = "); 
scanf ( "%x", SiuCS [uPC ] .TCC.X_load) ; 
break; 
case ' g '  :
printf("XnXn"); 





printf ( "IfeW TCC.Z.loaid * " ) ; 









printf("New TCC.C.load * "); 
scanf ( "%x" , SlUCS[u PC ] .TCC .C_load) ; 
break;





case ■' I ' :
printf(n\n\n"); 
printf("New Cin.data = " ) ; 







option * 9o ' ; 
break;
}; ■
} while (option != 'o');
}
/* change.PL.MM.size.sel: */
/************* ******** *********************** ************* * ******** * * * * * /
change.PL.MM.size.sel()
{
char option; /* user option */
option = MM.size.sel.PL.menu(); 
switch (option) { 
case 'a ':0.0case b : 
case ' c' : 
case d :
uCS[state.useq.uPC].HH.size.sel * option - ' a ' ; 
break;
V-'-'" }; ■. " ’ ■
■> :









0 0. 'Case c :
uCS[state.useq.uPC].MN.size * option - 'a'; 
. break;
/* change.PL_SR_sel: *//***************************************** **************** * * * * * * * * * * * * * *  /
change_PL_SR_sel ( )
{
char option; /* viser option */
option * SR.sel_PL.menu() ; 
switch (option) {
case 0 0 a :
case / , 0 b :
case c :
case / • 0 d :




/***************** * ff * *************************** * ****************** *****/
/* change.PL.Cin.sel: */
/********* * * * ***********************************************************/
change.PL.Cin.sel()
{
char option; / *  user option */
option = Cin_sel_PL_menu(); 
switch (option) { 
case 'a' : 
case 'b':











/* microprogram counter */ 
/♦user option */
uPC “ state.useq.uPC; 
do {
option * uCS_menu4(); 
switch (option) {
,■ case ' a ' :
printf("\n\n");
printf("New mult.data_1_load = "); 
scanf("%x", &uCS[uPC].mult.data.I.load); 
break;
. case ' b ' :
printf(M\n\n");
printf("New mult.data_2_load = ");
scanf("Xx", &uCS[uPC].mult.data_2_load);





printf("New shifter.shift.load = "); 
scanf ( " % x ” , SiuCS [uPC ] . shifter. shift.load) ; 
break;
t *case e :
printf("\n\n");
printf("New shifter.data.load = "); 
scanf("Xx", auCS[uPC].shifter.data.load ) ; 
break; 
case ’ f ' :
printf("\n\n");












change.PL.feedback.size ( ) ; 
break; 
case ' j' :
printf("\n\n");





printf( "New E4B.load>  * ) ;
scaaf("Xx", iuCSIuPC] .EAN.loa®) ;
■ . ±>reak; 
case 'I':
printf{"\n\n"); 
pxintf("New EA-R.select « "); 
scanf ("56x", &uCS [uPC ] . EAR. select) ; 
break; 
case 'm':
printf ( "\n\n" ) ;
printf ("!Jew data_4hU_mask * -}); 




option * 'p'; *
break;. . .
: >5} while (option != 'o');
}
/***************** ****>*>*>*t***«*fr*«**-***#<*« * ***<#«* #** **«* * * f * * * * f.*-* **.* ***** * * * /
/* change_PL_shifter_inst: */
/'* ********** * * * * * * * * ■* «»«* * * * *4MMt * ****** * * * * * * * * * *>********** /
change_PL_shifter_inst()
{ ■' ' ' . :
char option; /* user -option */










uCS[state.nseq.nPC].shifter.inst = option - 'a'; 
break;
> 5 ' V
h * * * * * * * * * * * /
. / * change_PL_feedback_si2 e.se!: 




char option; /* user option */
option * f eedback_size_sel_PL_nienu(); 
switch (option) { 
case 'a': 
case b : 
case 'c' :





{ ' char option; /* user option */
option * feedback.size.PL.menu(); 
switch (option) { 
case 'a' : 





option - a ;
>
/*■ edit.uCS: */
I- ************ * /







printf("Pipeline bits for uPC = %s\n\n", hex.string); 
Print_PL(uCS[state.useq.uPC]);
printf("\n");
printf("x=inc uPC D=dec uPC Nsnew UPC CsCleAr 
printf("E=edit uCS S=save Xsexit\n"); 
option = tolower( getchar()) ; 
while (getchar() !« '\n')
switch (option) { 
case 'i ':
if (state.useq.uPC < 4095) 
state.useq.uPC++;
:' break; .
' case ' d '





uCS[state.useq.uPC].useq.inst = 0 ;
uCS[state.useq.uPC].useq.map.sel = 0 ;
uCS[state.useq.uPC].useq.CC.logic.level = 0;
uCS[state.useq.uPC].useq.CC.sel » 0 ;
uCS[state.useq.uPC].IR.load = 0 ;
uCS[state.useq.uPC].EWR.load = 0 ;
uCS[state.useq.uPC].op.size.load s 0;
uCS[state.useq.uPC].op.size.select “ 0;
uCS[state.useq.uPC].op.size.data = 0 ; 
uCS[state.useq.uPC].UIDB_sel = 0; 
uCS[state.useq.uPC].data_ALU.src = 0; 
uCS[state.useq.uPC].data.ALU.funct = 0; 
uCS [ state . useq. uPC ] . data_ALU. dest «= 0; 
uCS[state.useq.uPC].data.ALU.OE » 0 ; 
uCS[state.useq.uPC] .data.ALU.A.bus ■■ 0 ; 
uCS[state.useq.uPC].data_ALU.A_bus.sel = 0; 
uCS[state.useq.uPC].data.ALU.B.bus = 0 ; 
uCS[state.useq.uPC].data.ALU.B.bus.sel = 0; 
uCS[state.useq.uPC].addr.ALU.src « 0 ; 
uCS[state.useq.uPC].addr.ALU.funct * 0; 
uCS[state.useq.uPC].addr.ALU.dest » 0; 
uCS[state.useq.uPC].addr.ALU.OE « 0; 
uCS[state.useq.uPC].addr.ALU.A.bus * 0 ; 
uCS[state.useq.uPC].addr.ALU.A.bus.sel “ 0; 








uCS[state.useq.uPC] .const_addr = 0;
uCS[state.useq.uPC].DBI.load = 0;
uCS[state.useq.uPC].MM.select = 0;
uCS[state.useq.uPC].MM.read * 0 ;
uCS[state.useq.uPC].MM.size_sel = 0 ;






















break;/ / n :
do {
printf("New uPC * "); 
scanf("%x", Estate.useq.uPC); 































int inc * 2 ;
char MM_string[100];




for (i = iddr-1 0*inc; i < addr+1 0*inc; i * i + inc) 





MM_string[0 ] = ' 
for (j ■ 0 ; j < inc; j++) { 







printf("S=Save I*inc D=dec N=new address"); 
printf(" E=Edit MM L=Length X=exit\n"); 
option = tolower(getchar()); 
while (getchar() != '\n')




Printf( tfXnn ) ;
printf("Enter the number of bytes per line ==> n);
scanf ( "%xn , Stine ) ;
while (getchar( ) ! = ' Xn')
;
break; 
case 'i ' :
if (addr+10*inc < 65535)
addr * addr + inc*1 0 ; 
break; 
case d :
if (addr-1 0-*inc > 0 )




printf(nNew address *■”);■ 
scanf (n%xf\ Staddr ) ; 
while (getchar ( ) Ias ' Xn' )





printf("Edit address = "); 
scanf ( nH x n 9 Sttemp) ;
} while((temp < 0 ) I! (temp > 65535));
printf ( nXnXntt) ;
printf("New value * " ) ;
scanf ( "Xx", Stvalue) ;
while (getchar ( ) != '\xi')
;
for ( j * inc - 1 ; j >* 0 ; —  j) {
MM[temp + j ] = value St OxOOOOOOff; 
value 8 value >> 8 ;
. ■■■ ■ > ;  ■break;
' }; .
} while (option != 'x');
r  ■ ■
/* execute.c *//*
. */Simulates the execution of N microinstructions> N target */
/* instructions, or 1 target program and prints the current state */
/* of the host and the current state of the target machine. */
/*'execute.1.uinst:
/* Executes 1 microinstruction that is pointed to by the uPC
/* and then prints the state of the host.
/* * * * * * * H







if (trace = = TRUE) { 
printf(wXnw);
printf("Press <RETURN> to continue. "); 
while (getchar() I* '\n')
?
};print.host.state();
^ * * * * * **** * **************************************** * * *******************/
/* execute.N.uinst: */ 
/* Executes microinstructions beginning with the one pointed to */ 
/* by the uPC; Execution continues until a breakpoint is reached * */ 
/* an error occurs (an illegal microinstruction), or until N */ 
/* microinstructions have been executed. Then the state of the */ 
/* the host is printed.
execute.N.uinst()
{ int n; /* number of microinstructions */
printf ( nXnYnlt ) ;
printf("Number of microinstructions ");
scanf { "%d" , &.n ) ;




} while ((n > = 0) && (state.useq.uPC I= breakpoint) && 
(error I =  T R U E ) ) ;
if (trace == T R U E )  {
Jprintf(wXnw );
printf("Press < R E T U R N >  to continue. "); 
while (getchar{) I= 'Xn')
;
};
print.hosti.state ( ) ;
/**************************** *********************************** * *******/
/* execute,1_inst: */ 
/* Executes 1 target level instruction which is pointed to by */ 
/* the PC. Execution continues until the IR PROM is enabled, an */ 
/♦error occurs (an illegalmicroinstruction), or a breakpoint is */ 
/* reached. Then the state of the target machine is printed. *//***********************************************************,.* *** * ** *'* * *y
execute_1_inst()
{ ,
inst_cnt = 0 ; /* initialize trace counter */
do {
execute.uinst();
> while ((state.PL.useq.map_sel Is 2 ) &&
(state.useq.uPC ! = breakpoint) && (error !■ TRUE));
if (trace *■ TRUE) { 
printf("\n");
printf("Press <RETURN> to continue. "); 
while (getchar() I= '\n')
}; . '
print_target,state();
} . "■ • v
/* execute_N_inst :
/* Executes N target level instructions, beginning with, the one
/♦pointed to by the PC. Execution continues until a breakpoint is 
/* reached, an error occurs (an illegal microinstruction), or N target 
/♦ level instructions have been executed. Then the state of the 







t * * * * ****************************** *** * * * * * ******/
execute_N_inst ()
{
int n; /* number of instructions */
printf("\n\n");
printf("Number of target instructions ");
scanf("%d", Rn) ;
while (getchar() != '\n')
;
do {
/ *  initialize instruction counter */inst_cnt = 0 ; 
do { v  
execute.uinst();
} while ((state.PL.useq.map_sel !■ 2) &&
(state.useq.uPC I■ breakpoint) && (error I- TRUE));
--n;
} while ((n >= 0) RR (state.useq.uPC I* breakpoint) RR 
(error != TRUE));
if (trace ** TRUE) { 
printf("\n");
printf( "Press <RETURN> to continue. " ) ; 




/* * * * * * * * ** * * * * * * * * * * * * * * * *  * * * * * * * * * * * * * * * * *  * * * * * * * * * * * * * * * * * * *: * * * * * * * * * /
/* execute.prog: */ 
/* Executes target level instructions, beginning with the. one */ 
/'* pointed to by the PC. Execution continues until a breakpoint is */ 
/* reached, an error occurs (an illegal microinstruction), or until */ 
/* the STOP instruction is executed. Then the state of the target */ 
/* machine is printed. */,****#**/
execute.prog()
{
prog.cnt = 0 ; /* initialize program counter * /
do {
inst.cnt * 0 ; /* initialize instruction counter */
do {
execute.uinst();
} while ((state.PL.useq.map.sel !* 2) &&
(state.useq.uPC !“ breakpoint) && (error I- TRUE) ) ;
} while ((state.useq.uPC !* breakpoint) && (error ! “ TRUE));
if (trace == TRUE) { 
printf("\n");
printf("Press <RETURN> to continue. "); 





/ *  execute_uinst: '  
/ *  Executes 1 microinstruction. First it loads the PL with the * /  
/* microinstruction pointed to by the uPC, and then checks for an */ 
/* illegal microinstruction. If there are no errors, execution */ 
/* continues. If the trace mode is enabled, the current uPC is */ 
/* printed. Then the state variables are set. */
execute.uinst()
{ state.PL = uCS[state.useq.uPC]; 
check_error(); 
if (error = = FALSE) { 
if (trace = = 1 ) { 
prog_cnt++; 
inst.cnt++;
if ((inst_cnt % 2 0 ) == 0 ) {
printf("Prog Cycles ■ Xd Inst Cycles ■ Xd 
prog_cnt, inst_cnt); 
printf("uPC = Xx\n", state.useq.uPC); 
printf("\n");
printf("Press <RETURN> to continue. "); 




printf("Prog Cycles = Xd Inst Cycles = Xd 
prog.cnt, inst.cnt); 
printf("uPC = Xx\n", state.useq.uPC);
};
/* set values onto all busses */ 






/♦load latches */ 
state.LIDB = bus.LIDB; 
state.HCC.C « data_CC.C;
StateiHCC-Z = data.CC.Z; 
state.HCC.V = data_CC.V; 
state.HCC.N = data„CC.N; 
switch (state.PL.SR_sel) { 
case 0 :
if (state.PL.TCC.C_load == 1 ) 
state.TCC.C * data.CC.C; 
if (state.PL.TCC.V.load == 1 ) 
state.TCC.V * data.CC.V; 
if (state.PL.TCC.z.load == 1 ) 
state.TCC.Z = data.CC.Z; 
if (state.PL.TCC.N.load ■ ■ 1 ) 
state.TCC.N = data.CC.N; 
if (state.PL.TCC.X.load == 1 ) 
state.TCC.X = data.CC.X; 
break; 
case 1 :
if (state.PL.TCC.C.load ■■ 1 )
state.TCC.C ■ bus.UIDB & 0x00000001; 
if (state.PL.TCC.V.load =« 1)
state.TCC.V = (bus.UIDB L 0x00000002) >> 1 ; 
if (state.PL.TCC.Z.load == 1 )
state.TCC.Z = (bus.UIDB & 0x00000004) >> 2; 
if (state.PL.TCC.N.load == 1 )
state.TCC.N « (bus.UIDB & 0x00000008) >> 3; 
if (state.PL.TCC.X.load *= 1)
State.TCC.X * (bus.UIDB & 0x00000010) >> 4; 
break; 
case 2 :
if (state.PL.TCC.C.load == 1 )
state.TCC.C = state.shifter.C; 
if (state.PL.TCC.V_load ** 1)
state.TCC.V * state.shifter.V; 
if (state.PL.TCC.Z.load == 1 )
state.TCC.Z = state.shifter.Z ; 
if (state.PL.TCC.N_load == 1 )
state.TCC.N = state.shifter.N; 
if ( state . PL. TCC . X_load =•= 1)
state.TCC.X = state.shifter.X; 
break; 
case 3:
if (state.PL.TCC.C_load == 1) 
state.TCC.C = addr_CC.C; 
if (state.PL.TCC.V_load *■ 1) 
state.TCC.V = addr.CC.V; 
if (state.PL.TCC.Z.load ■= 1) 
state.TCC.Z ■ addr.CC.Z; 
if (state.PL.TCC.N.load «= 1) 
state.TCC.N * addr_CC.N; 
if (state.PL.TCC.X_load =«= 1 ) 
state.TCC.X = addr.CC.X; 
break;
if (state.PL.MAR.load •«=* 1) 
state.MAR = bus.LIDB; 
if (state.PL.IR_load == 1 )
state.PIR = bus.MM.data & OxOOOOffff; 
if (state.PL.EWR.load == 1)
state.EWR = bus.MM.data & OxOOOOffff; 
if (state.PL.DBI.load «* 1) 
state.DBI = bus.UIDB;
if ((state.PL.MM.select Si state.PL.M M .read
& * state . PL . IR.load Si "state . PL . EWR.load ) = = 1) 
state.DBI s bus.MM.data; 
if (state.PL.mult.data.1.load = = 1 ) 
state.mult.data.1 = bus.LIDB; 
if (state.PL.mult.data.2 _load ■■ 1 ) 
state.mult.data_2 = bus.LIDB; 
if (state.PL.shifter.data.load = = 1 ) 
state.shifter.data = bus.LIDB; 
if (state.PL.shifter.shift.load == 1 )
state.shifter.shift = bus.LIDB Si 0x3F; 
if (state.PL.shifter.CX.load == 1) { 
state.shifter.C = state.TCC.C ; 
state.shifter.X = state.TCC.X;
}
if (state.PL.feedback.load == 1 ) 
state.feedback = bus.LIDB; 
if (state.PL.EAR.load == 1) {
if (state.PL.EAR.select == 0)
state. EAR = state. IR Si 0x003f;
else
state.EAR = ((state.IR >> 9) Si 0x07)
I ((state.IR >> 3) Si 0x038);
};





/* Checks for an illegal microinstruction. If there is an error
./* it is printed, and the error flag is set to TRUE, thus halting 
/* execution./* * * * * * *
cKeck.error()
{
error , «■ FALSE; /* initialize error flag */
/* Check if more than one device is trying to output */
/* data onto the LIDB */
if (state.PL.addr_ALU.OE + state.PL.data.ALU.OE > 1) { 
printf("\n\n");
printf("ERROR: LIDB bus contention.");
error = TRUE;
■ };
/* check for more than one source on the main memory data bus */ 
if ((state.PL.MM.select & ‘state.PL.MM.read)
+state.PL.MM.read > 1) { 
printf("\n\n");
printf("ERROR: Main memory data bus contention.");
error * TRUE;
} 5
/* check for two sources for the DBI */ 
if ((state.PL.MM.select A state.PL.MM.read 
A ‘btate.PL.IR.load A * state.PL.EWR.load)




■ ; }; . ■
/♦Check for an illegal microsequencer instruction */
/* (i.e. - one that is not yet implemented) ♦/ 









case l o o p :
printf("\n\n");
printf("ERROR: Illegal microsequencer instruction");
error * TRUE;
break;
if (state.useq.uPC == 6 ) {
printf("\n\n");
printf("ERROR: STOP instruction reached")
error * TRUE;
} 7
if (state.useq.uPC = - 7) {
printf("\n\n");
printf("TRAP instruction reached"); 
error * TRUE;
} : _ ' ;7
if (error == TRUE) { 
printf("\n\n");
printf("Execution terminated."); 
while (getchar() != '\n')
/* set_UlDB: */ 
/* Sets the Upper Internal Data Bus (UIDB) value if the constants */ 
/* PROM, the Data Bus Interface (DBI), the Status Register (SR), the */ 
/* multiplier, the barrel shifter, or the feedback latch have their */ 
/* output active. *//******* ******************************************************* * * ********* y
set.UIDB()
{
int R.upper; /* upper multiplier result */
int R.lower; /* lower multiplier result */
switch (state.PL.UIDB.sel) {
case 0 :
bus.UIDB = 0; 
break; 
case 1 :
bus.UIDB = state.DBI; 
break; 
case 2 :
bus.UIDB = const [state.PL.const.addr]; 
break;
■ case B i ­




























16) + (state.TCC.N * 8 ) + 
4) + (state.TCC.V * 2) +
feedback();
shifter();
((state. EWR &. Oxff ) I 









mult ( SR.upper , StR.lower) ; 
bus.UIDB ■ R^lower; 
break;
9:
mult ( StR. upper , StR.lower) ; 




bus.UIDB = ((state.EWR a Oxffff) !
(((state.EWR >> 15) a 0x01) * OxffffOOOO));
break; 
case 11:
bus.UIDB = (state.IR >> 9) a 0x07; 




bus.UIDB = ((state.IR a Oxff) I
(((state.IR >> 7) a 0x01) * OxffffffOO));
break;
/ * * * * * * * * * * * * * * * * * ************* ****************** */* -H-********* * * ********* /
/* mult: */
/* simulator for 32X32 hardware multiplier */
mult(r2 , r 1 ) 
unsigned int *r2 ; 
unsigned int *r 1 ;
{
int i ;
unsigned int d 1 ; 
unsigned int d2 .lower; 
unsigned int d2.upper; 
unsigned int r2 _lower; 
unsigned int r2.upper; 
int carry;
/* mult loop counting variable */ 
/* operand 1 */
/* low^er word pf operand 2 */
/* upper word of operand 2 */
/* lower word of upper result */ 
/* upper word Qf upper result '*/ 
/* carry after 16 bit addition */
*r 1 = 0 ;
*r2 = 0; 
r2.lower = 0 ; 
r2.upper = 0 ; 
d 1 = state.mult.data.1 ;
d2_lower = state.mult.data.2 Sl OxOOOOffff; 
d2_upper = ( state . mult. data. 2 &. OxffffOOOO ) >> 16;
for
};
( i = 0 ; i < 3 2 ; i + t ) { 
if ((d1 & 0x00000001) *= 1) {
r2.1ower = *r2 St OxOOOOffff; 
r2.upper * (*r2 6t OxffffOOOO) >>16; 
r2.lower = r2.lower + d2.lower; 
carry = r2.lower >> 16;
r2.upper = r2.upper + d2.upper + carry; 
carry = r2.upper >> 16;





if ((*r 2 & 0x00000001 ) ** 1 )
*r 1 = (*r1 >> 1) + (1 << 31);
else
*r 1 = (*r1 >> 1);
*r2 = ( *r2 > > 1 ) + (carry << 31) ;
d 1 = d 1 >> 1 ;
}
/************************ ******* ******** * **************** * * ************/ 
/* feedback: */
/* Returns the result of the feedback latch */






size of feedback sign extension */ 
sign of feedback size * /  
output of feedback latch */
result * state.feedback;
/♦perform sign extension */ 
switch (state.PL. feedback.size.sel) { 
case 0 :
size = state.PL.feedback.size; 
break; 
case 1 :
size = state.op.size; 
break; 
case 2 :
size = ((state.EWR >> Tl) & 0x01) + 1; 
'break;
} /
switch (size) { 
case 0 :
}
sign s ((result >> 7) &. 0x 0 1 ); 
switch (sign) { 
case 0 :
result = result & OxOOOOOOff; 
break; 
case 1 :
result * result I OxffffffOO; 
break;
} .  ■
break; 
case 1 :
sign = ((result >>15) & 0x01); 
switch (sign) { 
case 0 :
result * result & OxOOOOffff; 
break;
. case .-1-:





/* perform shifting if enabled */ 
if (state.PL.feedback.scale_sel ** 1)
result = result << ((state.EWR >> 9) & 0x03); 
return(result);
z * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * # * * * * # # * * # # # /  
/* Include SHIFTER: */
Z***********************************************************************^
#include "shifter.c"
Z ******************** * * * * ************ * *.*. * * ** .* * * ** .* * * * * * * * ■**■,*: * * * * * * * * * * *y
/* s e t _ A _ B _ b u e :  #/




. case 0 -:
bus.data.ALU.A = state.PL.data_ALU.A . bu s ; 
break; 
ease 1 :
bus.data.ALU.A ■ state. IR & 7; 
break; 
case. 2 :
bus.data.ALU.A = (state.IR >> 6 ) & 7; 
break; 
case 3:
bus.data.ALU_A = (state.IR >> 9) & 7; 
break; 
case 4:
bus.data.ALU_A = (state.IR >> 12) &. 7; 
break; 
case 5:
bus.data.ALU.A = (state.EWR >> 12) & 7; 
break; 
case 6 :
bus . data_ALU_A ■. state . EAR &. 7 ; 
break; 
case 7:





bus.data_ALU_B = state.PL.data.ALU.B_bus; 
break; 
case 1 :
bus.data_ALU_B = state.IR a 7; 
break;
. . . case 2 :
bus.data_ALU_B = (state.IR >> 6 ) & 7; 
.break;  ̂ '
■ case 3:
bus.data_ALU_B = (state.IR >> 9) & 7; 
break;
. case 4:
bus.data_ALU_B = (state.IR >> 12) & 7; 
v break;
■ 'case.. 5 :
bus.data_ALU_B * (state.EWR >> 12) & 7;
; break; ■
■ case 6 :
bus.data_ALU_B = state.EAR a 7;
■ break;
■ case 7: ■
bus.data_ALU_B = state.EWR a 7; 
break; :
s w i t c h ( s t a t e .P L .a d d r . A L U .A _ b u s _ s e l ) { 
c ase O :
b u s .a d d r _ A L U _ A  * s t a t e .P L .a d d r . A L U .A _ b u s ; 
break; 
c ase 1:
b u s .a d d r _ A L U _ A  = s t a t e . I R  & 7; 
b r e a k ;
. case 2:
b u s .a d d r _ A L U _ A  * ( s t a t e . I R  >> 6) a 7; 
break;
- case 3:
b u s .a d d r _ A L U _ A  = ( s t a t e . I R  >> 9) a 7;
; ■ brea k ;  ' 
c ase 4:
b u s .a d d r _ A L U _ A  * ( s t a t e . I R  >> 12) a 7; 
break;
' case" 5:
b u s .a d d r _ A L U ^ A  = (s t a t e .E W R  >> 12) a 7;
.. b r e a k ;
■ c ase 6:
b u s . a d d r . A L U . A  * s t a t e . E A R  a  7; 
break; 
c a s e  7:
b u s . d a t a _ A L U , A  « s t a t e . E W R  a  7;
■ br e a k ;
s w i t c h (s t a t e .P L .a d d r . A L U .B . b u s . s e l ) { 
c a s e  O :
b u s . a d d r _ A L U _ B  = s t a t e .P L .a d d r . A L U .B _ b u s ;
b r  e a k ; -
'case 1 :
b u s .a d d r _ A L U _ B  = s t a t e . IR a 7;
b r e a k ;
;c a s e  2:
b u s . a d d r _ A L U _ B  = ( s t a t e . IR >> 6) & 7;
b r e a k ;  - 
c a s e  3:
b u s .a d d r _ A L U _ B  = ( s t a t e . IR >> 9) & 7;
V,, br e a k ;  
c a s e  4:
b u s .a d d r _ A L U _ B  * (s t a t e .IR >> 12) & 7;
b r e a k ;  . 
c a s e  5:
b u s ...a d d r _ A L U _ B  = ( state. E W R  > > 1 2  ) a 7 ; 
'break;.'
- case-. 6:
b u s .a d d r _ A L U _ B  = s t a t e . E A R  a 7;
'■ b r e a k ;  ' 
case: 7:
b u s .d a t a _ A L U _ A  = s t a t e .E W R  a 7;
b r e a k ;
>; ;
/****************************************************,********
/ *  data_addr_ALU_and_set_LIDB: * /
h * ********** ***** * * * * **. * * /
data_addr_ALU_and_set LIDB() 
{
unsigned int data.F; 
unsigned int addr.F; 
unsigned int temp; 
int RAM_O ; 
int Q_0 ;
/* F output of data ALU) */
/* F output of address ALU */ 
/* temporary variable */
/* RAM_0 output */
/* Data ALU Q_0 output */
AM2901(state.data.ALU, bus.data_ALU_A, bus.data.ALU.B, 
state.PL.data.ALU, adata.F, TRUE);















RAM.0 * data.F a 0x01; 
temp = data.F >> 1 ;
dest.size(astate.data.ALU.RAM[bus.data.ALU.B], atemp);
Q.0 = state.data.ALU.Q a 0x01;
temp = (state.data.ALU.Q»  1) I (RAM.O << 31); 
dest.size(astate.data.ALU.Q , atemp); 
break; 
case RAMD:




temp - (data.F << 1 ) I
((state.data.ALU.Q >> 31) a 0x01); 
dest.size(astate.data.ALU.RAM[bus.data.ALU.B], atemp); 
temp = state.data.ALU.Q << 1; 
dest.size(astate.data.ALU.Q , atemp); 
if (state.PL.addr.ALU.dest = = RAMQU)
state.data.ALU.Q = state.data.ALU.Q I
((state.addr.ALU.Q >> 31) a 0x01);
break; 
case RAMU:










state.addr_ALU.RAM[bus.addr_ALU_B] = addr_F; 
break;




state.addr_ALU.RAM[bus.addr_ALU_B] = addr_F >> 1; 
stckte.addr_ALU.Q - state.addr.ALU.Q >> 1; 
if (state.PL.data.ALU.dest == RAMQD) {




state.addr.ALU.RAM[bus.addr_ALU_B] = addr_F >> 1 ; 
break; ■ 
case RAMQU:
state.addr_ALU.RAM[bus.addr_ALU_B] = (addr_F «  1); 
state.addr_ALU.Q * (state.addr.ALU.Q << I)
I ((“state.HCC.N) & 0x01);
'break; 
case RAMU:
state.addr.ALU.RAM[bus.addr_ALU_B] = addr.F << 1; 
break;
/* AM29 0 1 :
/* Sets the Cin, finds the source operands corresponding to the
/* source field, performs the function corresponding to the function 
/* field, and sets the poihter to the result. Also, the flags are set 







AM2901(ALU_state, A.bus, B.bus, 
struct ALU.state.type ALU.state; 
int A_bus; 
int B.bus;




unsigned int R ; 
unsigned int S; 
int C ; 
int V; 
int Z; 
int N ; 
int X; 
int Cin;
ALU.PL, F , set.CC)
/* ALU type */
/ ♦ A L U  A bus value */
/* ALU B bus value */
/* ALU instruction */
/* pointer to output */ 
/* 1 = data ALU */
/* 0 = address ALU */
/* ALU mux port R */
/* ALU mux port S */
/* temporary C flag */
/* temporary V flag */
/* temporary Z flag */
/♦ temporary N flag */
/♦ temporary X flag */
/* temporary Cin */
if (!set.CC) {
if ((state.PL.addr.ALU.funct == 0) !I 
(state.PL.addr.AL U .funct ■■ 4)) 









/* Set the source operands according to the source bits */ 
switch{ALU.PL.src) {
case AQ:
R * s i z e (A LU _ s t a t e .RAM[A _ bu s, ], set.CC);
S = size CALU,state* Q , set.CC); 
break; 
case AB:
R = size(ALU.state.RAM[A_bus], set_CC);
S =  size(ALU.state.RAM[B_bus], set.CC); 
break; 
case ZQ:
R = O ;








S = size{ALU_state.RAM[A_bus], set_CC); 
break; 
case PA:
R = size(bus.UIDB, set.CC);
S = size(ALU_state.RAM[A_bus], set.CC); 
break; 
case DQ:
R = size(bus.UIDB, set.CC);
S = size(ALU.state.Q , set.CC); 
break; 
case DZ:
R = size.(bus .UIDB, set.CC) ;
S = 0; 
break;
/* Perform the function corresponding to the function bits, and */ 





if (ALU.PL.funct == SUBR)
R = ”R;
if (ALU.PL,funct == SUBS)
S = " S ;
*F = R + S + Cin;
*F = size(*F, set.CC);
if (*F == 0)
Z =  1;
else
Z = 0;
N =  (*F >> 31) & 0x00000001;
if (((B >> 31) == (S >> 31)) ((R >> 31) ! =
((*F >> 31) & 0x0000000 1 ) ) )
V = I;
else
V = 0 ;
if ((set.CC «* 1) aa (state.PL.data_ALU_mask == 1)) 
switch (state.op_size) {
., case -.O':
c = (*F >> 8) a 0x01;
•.break;
■ case 1:
C =  (*F >>16) a 0x01; 
break;. ■
. case 2:
C =  ((((R a oxooooffff)
+ (s a oxooooffff)) >> 1 6 )
+ (R >> 16) + (S >> 16)) »  16;
■ break;
" "  ■' )  . : . ■; ' -  ;• ,  : . ■ - • : • ' ■
. else.
c = ((((Ra oxooooffff) + ( s  a oxooooffff)) >> r e j
+ (R »  16) + (S >> 16)) >> 16;
' X = C; • 
break; 
case OR:
*.F = R I S;




N =  (*F >> 31) a 0x00000001;
..-.'•,v. =■ 0 ; ■ .
' c = O;.'. .




if (ALU_PL.funct == NOTRS)
R = "R;
■ *F = R a S;
if (*F == 0 )
Z = 1;
' else
■■ Z = 0;
N =  (*F »  31) a 0x00000001;
V = 0;
.' C = 0 ;




*F • » R A S;
If (ALU.PL.funct = = EXNOR)
*F * **F;




N = (*F >> 31) St 0x00000001 ;
V  = 0;
C = 0;
X = 0 ;
break;
/* Set the LIDl according to the OE */ 
if (ALU.PL.OE == 1) {





et.CC == 1 ) {
data_CC.C S c ;
data.CC.V = V;
data_CC.Z = Z;
data.CC. N = N ;
data.CC.X = X;
{
addr_CC.C = c ;
addr„CC.V v;
addr.CC.Z = z ;









int F ; /* data */
int ALU.type; /* ALU type. 1®data * /{ V V ^
int result; /* temporary result *■/
if ((state.PL.data_ALU_mask 
switch (state.op_size) 
: case 0 :
result
1) && (ALU.type 1 ) )
{
F & OxOOOOOOff; 
if ({{result >> 7) & 0x01) == 1)




result = F  & OxOOOOffff; 
if (((result >> 15) 8. 0x01) == 1) 
result = result I Oxffff0000; 
return (result); 
break;
■ case- 2 :
return (F ); 
break;
-V }Xeturn(F );
/ *  dest_size:
/* Does the mashing as specified by the
/* register.
h ****** * *********■*■****.* /
* /
size in the op_size */
*/
dest_size(reg,val)
int *reg; /* pointer to register */
int *val; /* pointer tp value */
if (state.PL.data_ALU_mask == 0)
♦reg * *val; 
else {
switch {state.op_size) { 
case 0 :
♦reg = <*reg a OxffffffOQ)
' (*val a OxOOOOOOff);
break; 
case 1 :
♦reg = (*reg a OxffffOOOO)
I (*val a OxOOOOffff ) ;
break; 
case 2 :





/* * ** * ************************ * * ******* * ** * *^ ***************************/ 
/* set_MM_busses: */
/* Sets values onto the main memory control, address, and data *■/
/* buses */
/* ***** ******* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  * * * * * * * * * * * * * * * * * * * /
set_MM_busses()
{ -.V/♦Set the size lines according to the PL */ 
switch(state.PL.MM.size.sel) {
;case 0 :
bus .MM.cntl . Size *= state.PL.MM.size;




' case 2 : ■::
bus.MM.cntl.size = state.EWR Sl 0x00000003 ; 
break;
■ case- 3 : ■ .
bus.MM.cntl.size = (state.EWR >> 4) Sl 0x00000003 ;
. break;'
, '• ■ ;; v-' ;; V ■
/* Set the MM select and read lines according to the PL */ 
bus.MM_cntl.select = state.PL.MM.select; 
bus.MM.cntl.read = state.PL.MM.read;
/* Set the MM address bus to the MAR if its output is enabled */ 
if (state.PL.MM.select == 1)
bus.MM.address * state.MAR;
/* If the MM is selected to be read, then set data bus */ 











(MM[bus.MM_address] << 24) >> 16; 
MM[bus.MM.address + 1];
bus.MM.data = MM[bus.MM.address] « 2 4 ;  
bus.MM.data +■ (MM[bus.MM.address + 1] «  16); 
bus.MM_data += (MM[bus.MM_address + 2 ]  << 8 ); 
bus.MM.data += MM[bus.MM.address + 3]; 
break; '
; ■ ; ' : ' ' .V
/♦Else, if the DBI is enabled, write its value onto the data bus */ 
else if ( ( state . PL. M M . select Sl ‘state . PL .MM. read) ■* 1) 
bus.MM.data = state.DBI;
/* Else, clear the data bus */
■ '■'else:':
bus.MM.data * 0 ;
H ̂ H 'W' W W' IT W TT TT TT TT ̂
set.useq.bus()
{
switch (state.PL.useq.map.sel) { 
c as e O :
bus.useq ■ state.PL.useq.NA; 
break; 
case 1 :
bus.useq * EA_PROM(); 
break; 
case 2 :
state.IR * state.PIR; 




/***♦■* *************** ******************** ************ ** * * * ***** * * ******* /  




/ *  main_memory: */
/* Simulate any changes to the main memory *//*********************************************************************** j
main_memory()
{
/* If the MM is selected for a write operation, update it */ 
if ((bus . MM_cntl. select = = I) (bus . MM_cntl. read 0)) 
switch (bus.MM.cntl.size) { 
case 0 :




(bus.MM_data >> 8 ) & 0x0000OOff;
MM[bus.MM_address + 1] =





(bus.MM_data >> 24). 0x000000ff;
MM[bus.MM_eddress + 1] -
(bus.MM_data >> 16) & 0x000000ff;
MM[bus.MM.address + 2] ■
(bus.MM.data >> 8 ) & OxOpOOOOff;
MM[bus.MM.address + 3] =
bus.MM_data &. 0x000000ff; 
break;
}
/* op_ size: */
/* Sets the op.size register */
r *  * * * * * * * * * /
y * * * * * * * * * * * * * * * * * * * * * * *  * * *  * * * * * * * * * * * * * * * *  * *  * * * * * * * * * * * * *  * *  * * * * * * * * *  * *  * /
op_ size( )
{
if (state.PL.op.size.load == 1 ) {
switch (state.PL.op.size.select) { 
case 0 :
state.op.size = state.PL.op.size.data; 
break; 
case 1 :
state. op.size = (state. IR >> 6 ) &. 0x00000003 ; 
break; 
case 2 :
state. op.size = (state.IR >> 9) &. 0x00000003 ; 
break;
case 3:




^ * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *  * * * * * * * * * /  
/ *  Useq: */
/* Sets the uPC according to the microsequencer instruction */
/ * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ********************** * * ****** * * *********/
/♦stack top index */
switch (state.PL.useq.inst) {
case CJS:
/* First check the CCf and then set the uPC */ 








/* Find starting address of routine to implement */ 
/♦ the machine instruction in the IR */ 
state.useq.uPC = bus.useq; 
break; 
case CJP:
"/*■ First check the CC, and then set the uPC */ 









/* First check the CC, and then set stack and counter */ 
push(state.useq.uPC + 1); 
if (state.useq.CC == TRUE)
state.useq.counter ■ bus.useq; 
state.useq.uPC + +;
■ break; . ' '
case CRTN:
/* First check the CC, and then set the uPC */ 
if (state.useq.CC s* TRUE) {
top » state.useq.stack.top; 
if (top ■* P )
State.useq.uPC = state.useq.stach.elegant[Q]; 
else {
state.useq.uPC s state.useq.stack.element[top-1]; 
--state.useq.stack.top;









if (state.useq.CC *= TRUE) { 
state.useq.uPC ++; 




if (state.useq.counter != 0 ) {
--state.useq.counter; 
top = state.useq.stack.top;
state.useq.uPC * state.useq.stack.element[top - 1];
} ■
■ else
state.useq.uPC = bus.useq; 





/**■»*** ********* ****************** H
/* useq.CC : */ 
/* Determines whether the GC input to the microsequencer is TRUE */ 
/* or FALSE */
useq_CC()
{ ; ,.... , v ■
int useq_CC[4]; /* CC array */
int shift; /* amount to shift'"*/
int index; /* index into useq_CC array */
int CC_output; /* output from CC mux */
int C ; 
int Z ; 
int V; 
int' M; . 
int X;
int Bcc;
/* temporary condition codes */
/* Bcc circuit output */
/* Set the temporary condition codes */ 
C - state.TCC. C ;
Z = state.TCC.Z;
V =  state.TCC.V;
N =  state.TCC.N;
X = state.TCC.X;
/* Calculate the Bcc circuit output */ 
switch ((state.IR >> 8 ) & OxOf) { 
case 2 :
Bcc = (‘C & "Z ) & 0x00000001; 
break; . 
case 3:
Bcc = C I Z; 
break; 
case 4:
Bcc = "C Sl 0x0000 0001 ; 
break; 
case 5:
■ ,Bcc * C ; 
break; 
case 6 :
Bcc = *Z Sl 0 x 0 0 0 0 0 0 0 1  ;
• break;.- . 
case 7:
■ Bcc = Z ;
’ break;,
' case.. 8 :
Bcc = "V Sl 0 x 0 0 0 0 0 0 0 1  ;
■break; 
case 9:
Bcc * V; 
break; 
case 1 0 :
Bcc = ‘N Sl 0x00000001 ; 
break;
case 11:
B c c = N ;  
break; 
ease 12:
Bcc = U N  & V) I ( "N &. "V) ) &. 0x00500001; 
break; ■
. ■ ■ -case 13 :
Bcc = N ^  V ; 
break; 
case 14:
Bcc = ((N & V & 'Z) I { "N St 'V Sl 'Z) ) & 0x00000001 ;
■ break;
’.'■case' 15:
Bcc = (N * V) I Z; 
break;
> . ■
/* Set up the useq.CC array, */
useq_CC[0] = state.EWR + (state.IR << 16);
useq_CC[1] = state.LIDB;
useq.CC[2] = Bcc + (Bee << 1) + (Bee << 2)
+ (Bee << 3) + (Bee << 4) + (Bee << 5)
+ (Bee << 6) + (Bee << 7) + (Bee << 8) + (Bee «  9)
+ (Bee << 10) + (Bee << 11) + (Bee << 12)
+ (Bee << 13) + (Bee << 14) + (Bcc << 15)
 ̂ (state.TCC.Z << 16) + (TRUE << 19 ) + (FALSE << 20)
+ {state.HCC.Z << 21) + (state.HCC.N << 22)
+ (state.HCC.v << 23) + (state.HCC.C << 24);useq_CC[3] * 0;
/* find the condition code bit to be returned */ 
indiex *»■ state . PL. useq. CC^sel/32 ;
CC-OUtput = useq_CC[index] >> (state.PL.useq.CC„sel S. 0x0000001f); 
CC .output = (CC .output Sl 0x 00000001 );
/* check to See which logic level is true and return result */ 




r *  * * * * * * * * * * * * * * * * * * *  *  *  *  *  *  * * * * * * * *  * * * * * * * /
/* push: */
/* Pushes an element onto the microsequencer stack *//* * ***** * * * * ***** * * * * * * * ******** * * * * ***** * * ************** * * ******** * * * * */
push(what.to.push) 
int what.to.push; /* what to push */
{ '
int top; /* top of stack index */
top = state.useq.stack.top; 
if (top < 9) {







/ *  print_host_state: */ 
/* Prints the current state of the host. */ 
/*********»**************************************•*********■** * * ********#*/
print_host_state()
{;. ;
int i ; /* index */
int ch; /* temporary character */




printf("Press <RETURN> to continue. "); 
while (getchar() I= '\n')
v v\;„ ; _ '■ ’ ‘ ■■': :





: ■ XsNn", hex_string);















printf("useq S XsNn", hex_string);
printf("Yn");
printf("Press <RETURN> to continue. "); 
while (getchar() I= 'Yn')
■ ;





35 . XsYm", hex.string);
printf(” MAR
hex(state.PIR, 4); *















hex(state.mult.data_2, B ) ;
S XsYn", hex.string);
printf(" mult.data.2







printf(" shifter.data * XsYa", hex.string);
printf(" shifter.X * - XxYn", state. shifter.X );
printf(" shifter.N 3S XxYh", state.shifter.N);







printf(" EAR M XsYn", hek.string);
printf ( "Press <RETURW» to m t i a u e .  "); 




printf(" uPC = XsNn", hex.string);
hex(state. useq.counter , 3);
printf(" Counter = XsNn", hex.string); 
hex(state.PL.useq.CC.sel, 2);
printf(" CC_sel = XsNn", hex.string) ;
if (state.useq.CC = = TRUE)
printf(" CC = TRUENn");
else




if (i == state.useq.stack.top-1) {
printf(" TOP --> XsNn", hex.string);
■ } . . ' ■ : '
■ ' else. : .
 ̂ printf(" %sNn", hex.string);
} 5 • , X
printf{"Nn");
printf("Target FlagsrNn");




printf(" C > Xx Z = Xx V =  Xx N =  Xx X = XxNnNn",
state.HCC.C,state.HCC.Z,state.HCC.V,state.HCC,N ,state.HCC.X );
printf("Press <RETURN> to continue. "); 
while (getchar() != 'Nn')
printf("NnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNnNn") ;
printf("Data ALUr Address ALUrNn");








hex(state.data.ALU.RAM[i ], 8); 
strdpy(hex.string1, hex.string); 
hex(state.addr.ALU.RAM[i ], 8);
printf(" RAM Xd » Xs RAM Xd = XsNn",
i ,hex.stringl,i ,hex.string);
^  ■■■■ - ’ ' -0hex(state.data.ALU.Q , 8); 
strcpy(hex_string1, hex.string); 
hex(state.addr.ALU.Q, 8);
printf(" Q = Xs Q = XsNn",
hex.stringl,hex.string);
}
printf(" Source ■ Xx Source = Xx\n",
state.PL.data.ALU.src,state.PL.addr.ALU.src); 
printf(" Function = Xx Function *•' Xx\n",
State.PL.data.ALU.funct,state.PL.addr.ALU.funct); 
printf(" Destination = Xx Destination ■ XxYn",
state.PL.data_ALU.dest,state.PL.addr.ALU.dest); 
printf(" OE ■' %x GE =Xx\n\n"
state.PL.data.ALU.GE,state.PL.addr.ALU.GE);
printf("Press <RETURN> to continue. "); 




/* Print the PL
print.PL(uinst)
struct PL.type uinst; /* microinstruction to be printed */
{
hex(uinst.useq.NA, 3);
printf ( "useq. N A .... ......  9£s ", hex_string);
printf("addr.ALU inst ... Xx Xx Xx ", uinst.addr_ALU.dest, 
uinst.addr.ALU.funct, uinst.addr_ALU.src); 
printf("Cin. select .... .....  %x\n", uinst.Cin.select);
printf("useq.inst  ..... . Xx ", uinst.useq.inst);
printf("addr_ALU.G E ......... Xx ", uinst.addr_ALU.OE);
printf("mult.data.1_load .... %x\n", uinst.mult.data.1.load);
printf("useq.map.sel ........ Xx ", uinst.useq.map.sel);
printf("addr.ALU.A.bus ...... Xx ", uinst.addr.ALU.A.bus);
printf("mult.data_2_load .... Xx\n", uinst.mult.data_2.1oad);
printf("useq.CC.logic.level . X x  ", uinst.useq.CC.logic.level); 
printf("addr.ALU.A.bus.sel ..Xx ", uinst.addr.ALU.A.bus.sel); 
printf("shifter.inst ........ Xx\n", uinst.shifter.inst);
hex(uinst.useq.CC.sel, 2);
printf("useq.CC.sel .... . Xs ", hex.string);
printf("addr.ALU.B.bus .... . Xx ", uinst.addr.ALU.B.bus);
printf("shifter.shift.load .. Xx\n", uinst.shifter•shift.load);
printf("IR.load .............  Xx ", uinst.IR.load);
printf("addr.ALU.B.bus.sel .. Xx ", uinst.addr.ALU.B.bus.sel) ;
printf("shifter.data.load ... Xx\n", uinst.shifter.data.load);
printf ( "EWR.load . ........... Xx ", uinst. EWR.load) ;
printf(" " ) ;
printf("shifter.CX.load ..... Xx\n", uinst.shifter.CX.load); 
printf(" " ) ;
printf ("MAR. load ......... ... Xx ", uinst. MAR. load);
printf("feedback.load ....... Xx\n", uinst.feedback.load);
printf(" ” ) >
printf("const.addr .......   ”, uinst.const.addr);
printf("feedback.size.sel .. . Xx\n", uinst.feedback.size.sel) ;
printf("op_size.load ........ Xx ", uinst.op.size.load);
printf(" " ) 5
printf("feedback.size ....... Xx\n", uinst.feedback.size);
printf("op.size.select ...... Xx ", uinst.op.size.select);
printf ( "DBI. load ____ ____"♦ uinst. DBX . load);
printf("feedback.scale.sel .. Xx\n", uinst.feedback.scale.sel);
printf("op size.data ........ Xx ", uinst.op.size.data);
printf(" ");
printf("EAR.load --- ----- ... Xx\n", uinst.EAR,load);
printf("UIDB.sel ............ Xx ", uinst.UIDB.sel);
printf("MM.select ........... Xx ", uinst.MM.select);
printf("EAR.select .......... Xx\n", uinst.EAR.select);
printf("data.ALU Inst-'.,. Xx Xx Xx " , uinst. data.AIiO . dest;
uinst.data.ALU.funct, uinst.data.ALU.src); 
printf("MM.read ............. Xx ", uinst.MM.read);
printf("data.ALU.mask  .....  Xx\n", uinst.data.ALU.mask);
printf("data.ALU.OE ......... Xx ", uinst.data.ALU.OE);
printf("MM.size.sel ......... Xx\n", uinst.MM.size.sel);
printf("data.ALU.A_bus ...... Xx ", uinst.data.ALU.A_bus);
printf("MM.size ............. Xx\n", uinst.MM.size);
printf("data.ALU.A_bus_sel .. Xx ", uinst.data.ALU.A_bus_sel); 
printf("TCC.XNZVC.load .. XxXxXxXxXxXn", uinst.TCC.X.load,
uinst.TCC.N.load, uinst.TCC.Z.load, uinst.TCC.V.load, 
uinst.TCC.C.load);
printf("data.ALU.B.bus ...... Xx ", uinst.data.ALU.B.bus);
printf("SR.sel . .... . Xx\n", uinst.SR.sel);
printf("data.ALU.B.bus.sel .. Xx ", uinst.data.ALU.B.bus.sel); 
printf("Cin.data ............ Xx\n", uinst.Cin.data);
/* * *********** * * ********* * * * * * ******** * * * * * * * * * * ***** ****** * * ********* * */ 
/* print.target.state: */
/* Prints the current state of the target machine */./***•* ***** * * * * ******** * * ************** ***** ****** ****** ***************** /
print.targetVstate()
{ ; ; -r-; ,;':v ■
int i; / *  index *■/
int ch; /* temporary character * /
char hex_stringl[100]; /* temporary string */
prin|fcf ( "\n\n\n\n\n\n\n\n\n\n\n\11\n\n\n\n\n\n\n\11\n\n\n\n1';) ;r 
printf("Buses:\n");
:.text-buy'..-MM_address-, 8);
printf ( " MM_select m Xx MM.a,ddreS;S * XsXn",
: bus.MM.cntl.select, hex.string); 
hex(bus.MM_data, 8);
printf(" MM.read = Xx MM_data = Xs\n",
bus.MM.cntl.read, hex.string); 
printf{* MM.size = XxXn", bus.MM.cntl.size);
printf("\n"); 
printf("Registers:\n"); 
hex(state,addr_ALU.RAM[ 8 ] , 8); 
strcpy(hex_string 1, hex.string); 
hex(state.MAR, 8); 














printf(" C = Xx ' Z » Xx . V * Xx N = Xx X = Xx\n",
state.TCC .C, state. TCC. Z , state.TCC .V, state .TCC*,state .TCC .X) ;
printf("\n");
printf("Data Registers: Address RegisterssXn");
for(i=0;i<8;i++) {
hfX( $tate.data.ALU.RAM[i], 8); 
strcpy(hex.stringl, hex.string); 
hex(state.addr_ALU.RAM[i ], 8);




printf("Press <RETURN> to continue. "); 




A 7 "  « XsXn",
EWR - XsXn",
/***************** * ****************************** ******** 
/* shifter:
/* Returns the result of the shifter
/************





int shift; /* shift amount ■*/
int i; / *  counter */
uttSifned int result; /* shifter result * /
int sign_bit; /* sign bit */
Shift = state.shifter.shift; 
result * state.shifter.data; 





for (i = 0 ; i<shift; i + +) {
state . shifter . C * result &. 0x01; 
state.shifter.X = state.shifter.C ; 
result « (result L OxffffffOO) I
((result >> 1) & OxOOOOOOTf) i 
(result & 0x00000080) ;
break; . 
case 1:
sign_bit = result & 0x080;
for (i=0; i<shift; i++) {
state.shifter.C = (result >> 7) & 0x01; 
state.shifter.X =  state.shifter.C ; 
result = (result &. OxffffffOO) !
( (result << 1 ) &. 0x000000ff) ; 
if ((result & 0x080) != sign_bit)
state.shifter.V = 1;
}  ' ■■■ ' . ■
break; 
case 2 :
for (i=0; i<shift; i++) {
state.shifter.C = result & 0x01; 
state.shifter.X = state.shifter.C ; 
result = (result & OxffffffOO) I




for (i=0; i<shift; i++) { 
state.shifter.C = (result >> 7) & 0x01; 
state.shifter.X =  state.shifter.C; 
result = (result & OxffffffOO) I




for (i = 0; i<shift; i + +) { 
state.shifter.C = result St 0x01; 
result = (result St OxffffffOO) !
( (result >> 1 ) St 0x07f ) I 
(state.shifter.X * 0x080); 




for (i=0; i<shift; i++) { 
state . shif ter . C = (result >:> 7 ) St 0x0 1; 
result * (result St OxffffffOO) !






for (1=0; i<shift; i + +) { 
state . shif ter . C * result Sl 0x01; 
result = (result Sl OxffffffOO) I





for (i*0; i<shift; i++) {
state • shif ter. C = (result >> 7) Sl 0 x 0 1 ;  
result = (result Sl OxffffffOO) 5




if (result == 0)
state.shifter.Z = 1 ;
else
case
state.shifter.Z = 0 ;  





for (i=0; i<shift; i++) {
state .shifter .C = result Sl 0x01; 
state.shifter . X  = state.shifter.C; 
result = ( result Sl Oxf fff 0000) I
((result >> 1) Sl 0x00007fff) I 




for (i = 0; i<shift; i++) {
sign_bit - result Sl 0x08000; 
state.shifter.C = (result >> 15) & 0x01; 
state.shifter.X = state.shifter.C ; 
result = (result & OxffffOOOO) I
((result << 1) & OxOOOOffff);





for (i=0; i<shift; i++) {
state.shifter.C = result & 0x01; 
state.shifter.X = state.shifter.C ; 
result * (result & OxffffOOOO) I




for (iB0; i<shift; i + +) {
state.shifter.C = (result >> 15) & 0x01; 
state.shifter.X = state.shifter.C ; 
result = (result & OxffffOOOO) I




for (i=0; i<shift; i++) {
state . shif ter . C = result Sl 0 x 0 1 ;  
result = (result Sl OxffffOOOO) !
((result >> 1) Sl 0x07fff) I 
(state.shifter.X * 0x08000); 




for (i*0; i<shift; i + +) {
state. shif ter. C * (result >> 15) 6. 0x01; 
result = (result Sl OxffffOOOO) !
((result << 1) Sl OxOffff) I 
(state.shifter.X); 




for (i=0; i<shift; i++) {
state . shif ter . C = result Sl 0x 01; 
result -  (result Sl OxffffOOOO) !






for (i = 0; i<shift ; i + + ) {
state.shifter . C = (result >> 15) & 
result = (result Sl OxffffOpOO) !
((result «  1) & OxOffff) 




if (result == 0)
state.shifter. Z = 1;
else
state.shifter.Z = 0; 





for (i=0; i<shift; i++) {
state.shifter.C “ result & 0x01; 
state.shifter.X = state.shifter.G; 








for (i®0; i<shift ; i++) {
sign_bit = result S 0x80000000; 
state . shif ter . C * ( result >> 31) Si 
state.shifter.X = state. shifter . C ; 
result = result << I; 





for {i*0; i<shift ; i++) {
state.shifter.C = result S 0x01; 
state.shifter.X ■ state.shifter.C ; 




for (i*0; i<shift; i++) {
state.shifter.C * (result >>31) a 
state.shifter.X = state.shifter.C ; 




for (i=0; i<shift; i++) {
state.shifter.C “ result L 0x01; 
result * (result >> 1) !
(state.shifter.X << 31); 









for (i = 0; i<shift; i + +) {
state.shifter.C = (result >>31) & 0x01; 





for (i=0; Kshif t ;'i ++ ) {
state.shifter.C = result & 0x01; 




for (i*0; K s h i f t ; i + +) {
state, shifter .C * (result >>31) Sl 0x 01; 




if (result == 0)
state.shifter.Z = 1 ;
else
state.shifter.Z = 0; 




/ * * * * * * * *  *  *  * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * /  
/ *  E A . P R O M :  f /












int POSTI; /* Post Index */
int PREI; /* Pre Index */
EWR_8 = (state.EWR >> 8) & 0x01;
EWR.15 = (state.EWR >> 15) R 0x01;
BS = (state.EWR >> 7) a 0x01;
IS = ( state.EWR >> 6) & 0x01;
BDS = (((state.EWR >> 4) a 0x03) ** 1);
ODS = ( (state.EWR a 0x03) ** 1);








if' (State..PL.EAR.select »» 0 ) {
mode = (state.PIR >> 3) a 0x07; 
reg = state.PIR a 0x07;
}
else {
mode = (state.PIR >> 6) a 0x07; 
reg = (state.PIR >> 9) a 0x07;
} '
if (mode ■** 0)
return {0x010); 
if (mods =“ 1)
return (0x012); 




if (mode ■* 4)
return (0x019); 
if (mode —  5) .
return (0x01c);
/* operand mode */
/* operand register */ 
/♦effective address */
/* EWR bit 8 */
/* EWR bit 15 */
/* Base Suppress */
/* Base Disp• Suppress */ 
/* Outer Disp. Suppress */ 
/* Index Suppress */
if (mode ■*« 6) {
if (!EWR_8 5. St !EWR_15) 
return (OxOIf); 
if ( !EWR „8 StSt EWR.15) 
return (0x023);
if (EWR.8 StSt !POSTI StSt !PREI) { 
if (BDS StSt BS StSt IS) 
return (0x028); 
if ( !BDS StSt BS StSt IS) 
return (0x02b); 
if (BDS StSt !BS StSt IS) 
return (0x014); 
if (!BDS StSt !BS StSt IS) 
return (0x037);
if (BDS StSt BS StSt !IS StSt ! EWR_ 15) 
return {0x030);
if (BDS StSt BS && H S  StSt EWR_15) 
return (0x033);
if (!BDS StSt BS StSt !IS StSt !EWR.15) 
return (0x03c);
if ( !BDS StSt BS StSt ! IS StSt EWR_ 15) 
return (0x042);
if (BDS StSt !BS StSt ! IS StSt !EWR_ 15) 
return (0x049);
if (BDS aSt !BS StSt H S  StSt EWR.15) 
return (0x04c);
if (!BDS StSt !BS StSt H S  StSt !EWR_ 15) 
return (0x04f);
if ( !BDS StSt !BS StSt H S  StSt EWR.15) 
return (0x055);
}if (EWR_8 StSt POSTI StSt !PREI) {
if (BDS StSt BS StSt IS StSt ODS) 
return (0x05c); 
if ( !BDS StSt BS StSt IS StSt ODS) 
return (0x060); 
if (BDS StSt !BS StSt IS StSt ODS) 
return (0x067); 
if (!BDS StSt !BS StSt IS StSt ODS) 
return (0x070);
if (BDS StSt BS StSt H S  StSt !EWR.15 StSt ODS) 
return (0x030);
if (BDS StSt BS StSt !IS StSt EWR_15 StSt ODS) 
return (0x033);
if (!BDS StSt BS StSt H S  StSt !EWR.15 StSt ODS) 
return (0x077);
if ( !BDS StSt BS StSt H S  StSt EWR.15 StSt ODS) 
return (0x07e);
if (BDS StSt ! BS StSt ! IS StSt !EWR_15 StSt ODS) 
return (0x090);
if (BDS StSt !BS StSt !IS StSt EWR_15 StSt ODS) 
return (0x095);
if ( !BDS StSt !BS StSt H S  StSt !EWR.15 StSt ODS) 
return (OxOaf);
if ( !BDS aSt !BS StSt H S  StSt EWR.15 StSt ODS) 
return (0x0b6); 
if (BDS StSt BS StSt IS StSt !ODS) 
return (0x06b);
if (!BDS U  BS U  IS SS !ODS) 
return (0x086); 
if (BDS SS !BS SS IS SS !ODS) 
return (0x09b);
if ( !BDS SS !BS SS IS SS !ODS) 
return (OxObe);
if (BDS SS BS SS !IS SS !EWR.15 SS !ODS) 
return (0x0a2);
if (BDS SS BS SS !IS SS EWR.15 SS !ODS) 
return (0x0a8);
if (!BDS SS BS SS H S  SS !EWR_ 15 SS !ODS) 
return (0x220);
if (!BDS SS BS SS !IS SS EWR_15 SS !ODS) 
return (0x225);
if (BDS SS !BS S& !IS SS !EWR.15 SS !ODS) 
return (0x0c8);
if (BDS SS !BS SS !IS SS EWR.15 SS !ODS) 
return (OxOdO);
if ( !|DS SS !BS SS !IS SS !EWR.15 SS !ODS) 
return (0x0d9);
if ( !BDS SS !BS SS !IS SS EWR.15 SS !ODS) 
return (Qx0e4);
>
if (EWR.8 SS !POSTI SS PREI) {
if (BDS SS BS SS IS SS ODS) 
return (0x05c); 
if (!BDS SS BS SS IS SS ODS) 
return (0x060); 
if (BDS SS !BS SS IS SS ODS) 
return (0x067); 
if (!BDS SS !BS SS IS SS ODS) 
return (0x070);
if (BDS SS BS SS !IS SS !EWR.15 SS ODS) 
return (OxOfO);
if (BDS SS BS SS !IS SS EWR.15 SS ODS) 
return (OxOfS);
if (!BDS SS BS SS !IS SS !EWR.15 SS ODS) 
return (OxOfa);
if (!BDS S& BS SS !IS SS EWR.15 SS ODS) 
return (0x102);
if (BDS SS !BS SS !IS SS !EWR.15 SS ODS) 
return (0x10b);
if (BDS SS !BSSS !IS SS EWR.15 SS ODS) 
return (0x110);
if (!BDS SS !BS SS !IS SS !EWR.15 SS ODS) 
return (0x126);
if (!BDS SS !BS SS !IS SS EWR.15 SS ODS) 
return (0x12e); 
if (BDS SS BS SS IS SS !ODS) 
return (0x06b); 
if (!BDS SS BS S^ IS SS !ODS) 
return (0x086); 
if (BDS SS IBS SS IS SS !ODS) 
return (0x09b);
if (!BDS SS !BS SS IS SS !ODS) 
return (OxObe);
if (BDS SS BS SS !IS SS !EWR.15 SS !ODS) 
return (0x115);
if (BDS 6.6. BS 6.8. !IS 8.6. EWR_15 8.8. !ODS) 
return (Ox11d) ;
if (!BDS 6.8. BS 8.6. !IS 6.8. !EWR.15 8.8. !ODS)
return (0x22a);
if (!BDS 8.8. BS 6.8. !IS 8.8. EWR.15 8.8. !ODS) 
return (0x22f);
if (BDS 8.8. IBS &S. !IS 6.8. IEWR.15 6.6. !ODS) 
return (0x137);
if (BDS 6.8. IBS 6.6. !IS 5.5. EWR.15 6.6. !ODS) 
return (0x13f);
if ( !BDS 6.6. !BS 6.6. !IS 6.6. !EWR.15 6.6. !ODS) 
return (0x148);




if ((mode == 7) 6.8. (reg■ ■■ 0)) 
return (0x215);
if ( (mode ■« 7) 6.6. (reg == 1 ) ) 
return (0x219);
if ((mode == 7) 6.6. (reg == 2) ) 
return (0x15f);
if ( (mode == I ) 6.6. (reg ** 3 ) ) { 
if ( !EWR.8 6.6. !EWR.15)
return (0x162); 
if ( !EWR.8 6.6. EWR.15) 
return (0x166);
if (EWR.8 66 !POSTI 6.6. !PREI) {
if (BDS 6.8. BS &6. IS) 
return (0x028); 
if (!BDS 66 BS 66 IS) 
return (0x02b); 
if (BDS 66 !BS 66 IS) 
return (0x16b); 
if ( !BDS 8.6. !BS 6.6. IS) 
return (0x16d);
if (BDS 6.6. BS 6.6. !IS 6.8. !EWR.15)
return (0x030);
if (BDS 8.8. BS 6.6. !IS 8.5. EWR.15) 
return (0x033);
if (!BDS 6.5. BS 6.6. !IS 8.8. !EWR.15)
return (0x03c);
if (!BDS 8.6. BS 66. 11S 6.6. EWR.15) 
return (0x042);
if (BDS 6.6. !BS 6.6. !IS &6. !EWR.15) 
return (0x172);
if (BDS 6.6. !BS 6.6. !IS 6.5 EWR.15) 
return (0x175);
if (!BDS 6.6. !BS 6.6. !IS 6.6. !EWR.15) 
return (0x178);
if (!BDS 6.6. !BS 66 H S  66 EWR.15) 
return (0x17e);
if (E W R _8 SlS. P O S T I  SlSl ! P R E I) {
if (B D S  && BS SlSl IS SlSl O D S ) 
return (0x05c);
If '.(-!BDS BS SlSl IS 5l& ODS)
return (0x060); 
if (BDS SlSl !BS SlSl IS SlSl ODS) 
return (0x185); 
if (!BDS SlSl !BS SlSl IS SlSl ODS) 
return (0x189);
if ( B D S  SlSl BS SlSl !IS SlSl ! EWR _ 1 5 SlSl O D S  ) 
return (0x030);
if ( BDS SlSl BS SlSl !IS SlSl EWR_ 1 5 SlSl ODS ) 
return (0x033);
if ( !BDS SlSl BS SlSl ! I S SlSl ! EWR_ 1 5 SlSl ODS ) 
return (0x077);
if ( !BDS SlSl BS SlSl !IS SlSl EWR.15 SlSl ODS ) 
return (0x07e);
if (BDS SlSl !BS SS !IS SlSl !EWR.15 SlSl ODS)
,return (0x190);
if (BDS SlSl !BS SlSl !IS Sl& EWR.15 SS ODS) 
return (0x195);
if ( !BDS SlSl !BS SlSl !IS SlSl ! EWR. 1 5 SlSl ODS) 
return (0x1a2);
if (!BDS 88 !BS SlSl !IS SlSl EWR.15 SlSl ODS) 
return (0x1a9); 
if ( BDS SlSl BS SlSl IS SlSl !ODS) 
return (0x06b); 
if ( !BDS SlSl BS SlSl IS SlSl !ODS) 
return (0x086); 
if ( BDS SlSl !BS SlSl IS SlSl !ODS) 
return (0x19b);
if ( !BDS SlSl !BS SlSl IS SlSl !ODS) 
return (0x1b1);
if (BDS SlSl BS SlSl !IS Ŝl !EWR.15 SlSl !ODS) 
return (OxOa-2);
if ( BDS SlSl BS SlSl !IS SlSl EWR.15 SlSl !ODS) 
return (0x0a8);
if (!BDS SlSl BS SlSl !IS SlSl !EWR.15 SlSl !ODS) 
return (0x220);
if ( !BDS SlSl BS SlSl !IS SlSl EWR.15 SlSl !ODS) 
return (0x225);
if (BDS SlSl !BS SlSl !IS SlSl !EWR.15 SlSl !ODS) 
return (Oxlbb);
if (BDS SlSl !BS SlSl !IS SlSl EWR.15 SlSl !ODS) 
return (0x1c3);
if ( !BDS SlSl !BS SlSl !IS SlSl !EWR.15 SlSl !ODS) 
return (0x1cc);
if (!BDS SlSl !BS SlSl !IS SlSl EWR.15 SlSl !ODS) 
return (0x1d7);
}
if (E W R _8 && !POSTI SlSl P R E I ) {
i f  (B D S  && BS SlSl IS SlSl ODS) 
return (0x05c);
if ( !BDS S.S. BS && IS SlSl O D S ) 
return (0x060);
if (BDS SlS. !BS SlSl IS SlS. ODS) 
return (0x185);
if (!BDS SlSl !BS SlSl IS SlSl ODS) 
return (0x189);
if ( BDS SlSl BS SlSl ! IS SlSl ! EWR_ 15 SlSl ODS) 
return (OxOfO);
if ( BDS SlSl BS SlSl !IS SlSl EWR_ 15 SlSl ODS ) 
return (OxOf5);
if ( !BDS SlSl BS SlSl !IS SlSl ! EWR_15 SlSl ODS) 
return (OxOfa);
if (!BDS SlSl BS SlSl !IS SlSl EWR_ 15 SlSl ODS) 
return (0x102);
if (BDS SS IBS SlSl !IS SlSl !EWR_15 SlSl ODS) 
return (0x1e3);
if (BDS SlSl !BS SlSl !IS SlSl EWR_ 1 5 SlSl ODS) 
return (0x1e8);
if (!BDS SlSl !BS SlSl !IS SlSl ! EWR_ 15 SlSl ODS) 
return (0x1ed);
if (!BDS SlSl !BS SlSl !IS SlSl EWR_ 1 5 SlSl ODS) 
return (0x1f5);
if (BDS SlSl BS SlSl IS SlSl !ODS) 
return (0x06b);
if ( !BDS SlSl BS SlSl IS SlSl !ODS) 
return (0x086);
If (BDS SlSl !BS SlSl IS SlSl !ODS) 
return (Ox19b);
if ( !BDS SlSl IBS SlSl IS SlSl !ODS) 
return (0x1b1);
if (BDS SlSl BS SlSl !IS SlSl ! E WR _ 1 5 SlSl ! OD S ) 
return (0X115);
if (BDS SlSl BS SlSl !IS SlSl EWR_15 SlSl !ODS) 
return (0x11d);
if (!BDS SlSl BS SlSl !IS SlSl ! EWR_ 15 SlSl !ODS) 
return (0x22a);
if ( !BDS SlSl BS SlSl !IS SlSl EWR_ 15 SlSl !ODS) 
return (0x22f);
if (BDS SlSl !BS SlSl !IS SlSl !EWR_15 SlSl !ODS) 
return (0x234);
if (BDS SlSl !BS SlSl !IS SlSl EWR.15 SlSl !ODS)
return (.0x23a) *
if (!BDS SlSl !BS SlSl !IS SlSl !EWR^ 15 SlSl !ODS) 
return (OxIfe);
if (!BDS SlSl !BS SlSl !IS SlSl EWR_ 1 5 SlSl !ODS) 
return (0x209);
}
■ • . ■ ■ ■ ■ •if ((mode 7) SlSl (reg «■ 4)) 
return (0x21d);
return!0x06);
/*#**'*#.* * * * * * * .
/* IR_PROM: */
Returns the starting address of the microprogram corresponding */ 









/* IR bits 15-12 */ 
/* IR bits 5-3 */
✓* IR bits 8-6 */
/* IR bits 2-0 */
/* IR bits 11-9 */ 

















IR. 0 =  - State.PIR ik 0x01;
IR_ 1 = (state.PIR > > 0x01) & 0x01;
IR_ 2 - S (state.PIR >  > 0x02) & 0x0 1;
IR_ 3 (state.PIR >  > 0x03 ) & 0x0 1;
IR-4 = ' (state.PIR >  > 0x04) & 0x0 1;
IR, 5 =  '(state.PIR >  > 0x05) & 0x0 I ;
IR, 6 S (state.PIR >  > 0x06) & 0x0 1 ;
IR-7 - ( state.PIR >  > 0x07) & 0x0 1;
IR, 8 S (state.PIR » 0x08) & 0x0 1 ;
IR_ 9 = (state.PIR >  > 0x09 ) & 0x0 1 ;
I R , 10 = (state.P I R  >> OxOa) & 0x01; 
I R , 11 ■ (state.P I R  >> OxOb) a 0x01; 
I R _ 12 = (state.P I R  >> OxOc) a 0x01; 
I R .  13 = (state.P I R  >> OxOd) a 0x01; 
I R , 14 * (state.P I R  >> OxOe) a 0x01; 
I R , 15 = (state.P I R  >> OxOf) a 0x01;
/* IR bit 0 */ 
/* IR bit 1 */ 
/* IR bit 2 */ 
/* IR bit 3 */ 
/* IR bit 4 */ 
/* IR bit 5 */ 
/* IR bit 6 */ 
/* IR bit 7 */ 
/* IR bit 8 */ 
/* I R  bit 9 */ 
/* IR bit 10 */ 
/* IR bit 11 */ 
/* IR bit 12 */ 
/* IR bit 13 */ 
/* IR bit 14 */ 
/* IR bit 15 */
roode_1 = (state.PIR >> 3) a 0x07; 
mode_2 = (state.PIR >> 6) a 0x07; 
reg_1 ® state.PIR a 0x07; 
reg_2 = (state.PIR >> 9) a 0x07; 
size * (state.PIR >> 6) a 0x03; 




if ( 1IR_11 SlSl IR_10 SlSl IR_9 5l& !IR_8 SlSl (mode_1 *= 0) )










} ' ■ ' '■ " ■if ( ! IR_ 11 SlSl IR_ 10 && IR_9 SlSl ! IR_8 SlSl (nto.de _1 > 0 ) )
switch (size) { 
case 0:
return (0x26d);







y  .} .
/* ANDI to CCR */ 
if (state.PIR -■ 0x023c) 
return (0x294);
■ ■ ■ ' break; 
case 1:






/* DIVS.L, DIVSL.L */
if ( IR_ 1 1 SlSl IR_10 SlSl I IR_9 SlSl I IR_8 SlSl I IR_7 SlSl IR.6 
SlSl (mode. 1 ■« 0 ) ) 
return (0x472);
if (IR. 11'SlSl IR_10 SlSl IIR.9 SlSl !IR. 8 SlSl ! IR_7 SlSl IR. 6 




if ( !IR.8 SlSl (mode_1 ** 0)) 
return (0x284); 
















/* DIVS.W Dn, Dn */
if (IR.8 5.6. IR_7 && IR.6 SlSl (mode. 1 == 0) ) 
return (0x433);
/* DIVS.W <ea> , Dn */
if (IR_8 SlSl IR.7 SlSl IR.6 SlSl (mode_1 > I))
return (0x453);
/* DIVU.W Dn, Dn V
if (!IR.8 SlSl IR_7 SlSl IR.6 SlSl (mode. 1 == 0) ) 
return (0x4b6);
/* DIVU.W <ea> , Dn */













if ((size < 3) SlSl (mode.1 > 1 ) SlSl IR.8)
return (0x24b); 
if ( (size < 3) SlSl !IR.8) 












if ( (size == 3) &Sl (mode. 1 * * 0 ) )  
return (0x251);
if ((size ** 3) SlSl (mode.1 *■ 1)) 
return (0x255);
if ((size ** 3) SlSl !IR.8 SlSl (mode.1 > 1)) 
return (0x259);
if ((size =* 3) SlSl IR.8 SlSl (mode.1 > I)) 
return (0x25d);
/* ADDX */
if (IR_8 &R (node.1 == 0) && (size < 3)) 
return (0x2a5);





if ( ! IR_8 &&. ! IR_4 && !IR_3 L L IR_5) 
return (0x297);
if (!IR_8 && ! IR_4 && !IR_3 && !IR_5) 
return (0x29b);










A p p e n d i x  C 
M i c r o p r o g r a m  D a t a
ADDRESS ROUTINE BEST WORST
00 0 IFETCH_1 3 3
0 03 IFETCH_ 2 3 3
006 STOP 1 1
007 TRAP 1 1
0 10 Dn 1 1
0 12 An 1 1
0 14 (An) 1 1
0 16 (An) + 2 2
0 19 "(An) 2 2
0 1C {d16,An) 2 2
0 1 F (d8,An,Dn.SIZE+SCALE) 3 3
023 (d8,An,An.SIZE+SCALE) 4 4
028 ( ) 2 2
02B (bd) 3 3
030 (Dn.SIZE+SCALE) 2 2
033 (An.SIZE+SCALE) 3 3
037 (bd,An) 3 3
03C (bd,Dn.SIZE* SCALE) 4 4
042 (bd,An.SIZE + SCALE) 5 5
049 (An,Dn.SIZE+SCALE) 2 2
04C (An,An.SIZE*SCALE) 2 2
04F (bd,An,Dn.SIZE+SCALE) 4 4
055 (bd,An,An.SIZE+SCALE) 5 5
0 SC ( [ ] ) 3 3
060 ([bd]) 5 5
067 ([An]) 3 3
0 6B (od) 3 3
070 ([bd,An]) 5 5
077 ([bd],Dn.SIZE+SCALE) 5 5
07E ([bd],An.SIZE+SCALE) 6 6
086 ([bd],od) 7 7
090 ([An],Dn.SIZE+SCALE) 4 4
095 ([An],An.SIZE+SCALE) 5 5
09B ([An],od) 5 5
0A2 (Dn.SIZE*SCALE,od) 4 4
0A8 (An.SIZE*SCALE,od) 5 5
OAF ([bd,An],Dn.SIZE+SCALE) 5 5
0B6 ([bd,An],An.SIZE+SCALE) 6 6
OBE ([bd,An],od) 7 7
220 ([bd],Dn.SIZE*SCALE,od) 8 8
225 ([bd],An.SIZE+SCALE,od) 9 9
0C8 ([An],Dn.SIZE*SCALE,od) 6 6
ODO ([An],An.SIZE+SCALE,od) 7 7
0D9 ([bd,An],Dn.SIZE*SCALE,od) 8 8
0E4 ([bd,An],An.SIZE*SCALE,od) 9 9
OFO ([Dn.SIZE+SCALE]) 4 4






























































































































































255 Ad d a An, An 5
259 ADDA.W <ea>,Au 5
2 5 D ADDA.L <ea>,An 5
261 Ad d i .b #<data>,Dn 3
26 5 ADDI . W #<data>,Dn 3
269 ADDI.L #<data>,Dn 3
26D ADDI.B #<data>,<ea> 7
27 5 ADDI .W #<data>,<«a> 7
27D ADDI.L #<data>,<ea> 7
2 84 ADDQ #<data>,Dn 3
288 ADDQ.W #<data>,An 6
28C ADd q .L #<data>,An 4
2 8E ADDQ #<data>,<ea> 6
2A5 ADDX D n , Dn 3
2A8 ADDX -(An)1-(An) 7
AND Dn ,Dn 3
- - - AND An, Dn 4
AND <ea>,Dn 4: AND Dn,<ea> 5
ANDI.B #<data>,Dn 3
--- ANDI.W # <data>,Dn 3
--- ANDI.L # <data>,Dn 3
--- ANDI.B #<data>,<ea> 7
— ANDI.W #<data>,<ea> 7
— ANDI.L #<data>*<ea> 7
294 ANDI #<data>,CCH 5
ANDI #<data>,SR ---
297 ASLtASR Dn, Dn 6
29B ASLtASR #<data>,Dn 6
29F ASLtASR <ea> 7
2B0 B c c . B <lai>ei> (not talean) 2
2B0 Bcc .B <2aJt>el> (taken) 4
2B3 Bcc .W <label> (not taken) 4
2B3 Bcc .W <label> (taken) 4
2B6 Bcc . L <label> (not taken) 4
2B6 Bcc .L <label> (taken) 4
2B9 BCHG Dn1Dn 6
2C1 BCHG Dn,<ea> 8
--- BCHG #<data>,Dn 6
— BCHG #<data>,<ea> 9
BCLR D n 1Dn 6
— BCLR Dn,<ea> 8
- - - .. BCLR #<data>,Dn 6
BCLR *<data>,<ea> 9
-- - BFCHG Dn {offset:width} —
— BFCHG <ea> {offset:width} —
BFCLR Dn _{offset:width} —
— BFCLR <ea> {offset:width}
BFEXTS Dn {offset:vidth},Dn
— BFBXTS <ea> {offset:width},Dn ---
— BFEXTU Dn {offset:width},Dn --- •
BFBXTU <ea> {offset:width},Dn
— BFFFO Dn {offset :vidth} ,Dn






































r** ro Ĵ1 Ti* in co
-- ■ BFINS Dn1Dn {offset:width} —
BFINS Dn,<ea> {offset:width}
— BFSET Dn {offset:width} ■-- ~
— - BFSET <ea> {offset:width} —
--- . BFTST Dn {offset:width}
--- ■ BFTST <ea> {offset:width}
--r BKPT #<data>
2DB BRA. B <label> 3
2 DD BRA. W <label> ■ 3
2 DF BRA. L <label> 4 . .
— > BSET Dn, Dn 6
BSET Dn,<ea> 8
--- BSET #<data>,Dn 6
BSET # <data>,<ea> 9
2E2 BSR. B <label> 7
2E7 BSR . W <label> 7
2EC BSR. L <label> 8
2GB BTST Dn, Dn 4
2D3 BTST Dn,<ea> 5
BTST # <data>,Dn 4
BTST #<data>,<ea> 6— CALLM # <data>,<ea> —
— - CAS Dc,Du,<ea> —
—  - CAS2 Dc1:De2,Du1:Du2,(Dn1):(Dn2) ---
- —  ■ CAS2 Dc1:Dc2,Du1:Du2,(Dn1):(An2) —
CAS 2 Dc1:De2,Du1:Du2,{An1):(Dn2) . - - - ■
CAS2 Dc1:Dc2,Du1:Du2,(An1):(An2) T-“ -
2F I CHK .W Dn, Dn 4
CHK. L Dn, Dn 4
2 F 6 CHK. W <ea>,Dn 6
CHK . L <ea>,Dn 6
3 92 CHK2 <ea>,Dn 9
392 C HK 2 <ea>,An 10
3 0 2 CLR Dn 2
3 05 CLR . <ea> 5
309 CMP Dn1Dn 2
3 15 CMP An, Dn 3
319 CMP <ea>,Dn 4
3 1D CMPA.W Dn, An 3
CMPA.L Dn ,An 3
32 I CMPA.W An ,An 2
--- CMPA.L An, An 2
3 24 CMPA.W <ea>,An 4
--- CMPA.L <ea>,An 4
3 29 CMPI.B #<data>,Dn 3
• CMPI.W #<data>,Dn 3
CMPI.L #<data>,Dn 3
3 2D CMPI.B #<data>,<ea> 5
CMPI.W #<data>,<ea> 5
CMPI.L #<data>,<ea> 5
332 CMPM (An)+,(An)+ 5
_  — —• CMP2 <ea>,Dn 9



















































—  - c p D B c c D n ,< l a b e l > —
— c p G E N < p a r a m e t e r s > —  -
- - - c p R E S T O R E <ea> —
- — C p S A V E <ea> —
— c pScc Dn ---
•--- cpScc <ea> —
c p T R A P c c ---
C p T R A P cc # < d a t a > —
338 D B c c D n , < l a b e l >  (cou n t  > -1) 3
338 DB c c Dn 9 < la b e i >  ( c ount = -1) 6
338 D B c c D n 9 < l a b e l >  (cc = true) 3
433 D I V S . W D n 9Dn 50
453 D I V S . W < e a > , D n 51
472 D I V S  .L D n 9D n 78
459 D I V S  . L <ea> 9D q 79
472 D I V S . L D n 9D r s D q 78
45 9 D I V S .L < e a > ,D r :D q 80
472 D I V S L .L D n 9D r s D q 7 8
459 D IV S L . L <ea> 9Dr s Dq 79
4B6 D I V U . W D n 9Dn 48
4A0 D I V U .W <ea> 9Dn 48
472 D I V U .L Dn 9 Dq 73
459 D I V U .L < e a > , D q 75
47 2 D I V U .L D n 9D r s D q 75
459 D I V U .L < ea> 9 Dr s Dq 77
472 D I V U L .L D n , D r s D q 73
459 D I V U L .L < e a > ,Dr s Dq 75
--- E O R D n 9Dn 3
_ „ E O R D n 9 <ea> 5
--- E O R I . B # < d a t a > 9D n 3
— E O R I . W # < d a t a > , D n 3
--- E O R I . L # < d a t a >  9Dn 3
— E O R I .B # < d a t a >  9 <ea> 7
E O R I .W # < d a t a > ,<ea> 7
— E O R I .L # < d a t a > ,<ea> 7
--- EORI # < d a t a > 9C C R 5
— EORI # < d a t a > ,SR —
3 3D E X G D n 9D n 3
341 E X G A n 9A n 4
346 E X G D n 9A n 5
34C EXT. W D n 3
E X T  . L D n 3
--- E X T B .L D n 3
— I L L E G A L —
34F JM P <ea> 5
353 J S R <ea> 8
3 SA L E A <ea> 9A n 5
--- L I N K A n 9 # < d i s p l a c e m e n t >
--- L S L 9L S R D n 9D n 5
— L S L 9L S R # < d a t a >  9Dn 5
— L S L 9L S R <ea> 6
35D M O V E D n 9D n 2
360 M O V E A n 9D n 3














































3 6D MOVE <ea>,<ea>
3 74 MOVEA DntAn
378 MOVEA An , An
3 7C MOVEA <ea>,An
381 MOVE CCR,Dn
3 84 MOVE CCR,<ea>
3 SB MOVE Dn,CCR
3 SE MOVE < ea>,CCR





- — MOVE An,USP
MOVEC Re,Dn
— MOVEC Re , An
MOVEC Dn ,Re
--- ’ MOVEC An, Re
399 MOVEM.W reg. list, 2 *4
: MOVEM.L reg. list,*
MOVEM.W reg. list,*
- - -  • MOVEM.L reg. list,*
- - - MOVEM.W <ea>, reg.
MOVEM.L <ea>, reg.
- ii - MOVEM.W <ea>, reg .
MOVEM.L <ea>, reg.
MOVEP Dn , (d,An)
— MOVEP {d,An),Dn
3CF MOVEQ #<data>,Dn
— — MOVES Dn,<ea>
- T - MOVES An,<ea>
- T -  ‘ MOVES <ea>,Dn
MOVES <ea>,An
406 MULS.W Dn, Dn
411 MULS.W <ea>,Dn
4 15 MULS.L Dn ,Dl
. 427 MULS.L <ea>,Dl
415 MULS.L Dn,Dh:Dl
427 MULS.L <ea>,Dh:Dl
406 MULU.W Dn, Dn
411 MULU.W <ea>,Dn




—  - NBCD Dn
















<ea> (control) 23 + 2n
<ea> (control) 23 + 2n
<ea> - (An) 23 + 2n
<ea> -(An) 23 + 2n
list (control) 23 + 2n
list (control) 23 + 2n
list (An)+ 23 + 2n

























--- NOT <ea>— OR Dn, Dn— OR <ea>,Dn— OR Dn,<ea>
ORI .B # <data>,Dn
— - ORI . W # <data>,Dn
— ORI . L # <data>,Dn— ORI .B #<data> t <ea>
■-- ORI . W # <data>,<ea>— ORI . L # <data>,<ea>
QRI # <data>,CCR— ORI #<data>,SR
PACK - (An),-(An),#<adjustment>
--- PACK Dn,Dn,#<adjustment>
3DE PEA <ea>— RESET
--- ROL,ROR Dn $ Dn— ROL,ROR # <data>,Dn
- - - ROL,ROR <ea>
— ROXL,ROXR Dn,Dn
— ROXL,ROXR # <data>,Dn












— SUB Dn, Dn
— SUB An, Dn
SUB <ea>,Dn
— SUB Dn,<ea>














— SUBX Dn, Dn














































































3 FA SWAP Dn— TAS Dn— TAS <ea>_ _ _ TRAP
TRAPcc
# <vector>





UNLK An— UNPACK - (An),-(An),#<adjustment— UNPK Dn,Dn,#<adjustment>
